

Fig. 2. Simulated transient outputs of a TDC and a second-order DSM in a frequency synthesizer.

Then, these quantization error differences are accumulated by a 6-bit accumulator, and they are given as

$$\Psi_{err}(nT_R) = \Psi_{err}(nT_R - T_R) + \sum_{i=1}^7 \Delta Q_{-i}(nT_R) \quad (3)$$

where  $T_R$  is the period of the reference clock, and  $n$  is an index. To convert parameter  $\Psi_{err}$  into a code, a gain factor of  $g_T$  ( $= T_{DCO}/\Delta T_{TDC}$ ) is required, where  $T_{DCO}$  and  $\Delta T_{TDC}$  represent the clock period of the DCO and the TDC's resolution, respectively. A behavioral simulation of a frequency synthesizer is executed under  $\Delta T_{TDC} = 8$  ps, a loop bandwidth of 800 kHz, a DCO with the phase noise of  $-100$  dBc/Hz at an offset frequency of 1 MHz, and the frequency  $f_{ref}$  of the reference clock equal to 46.875 MHz. The output frequency is equal to 6.082 GHz ( $T_{DCO} = 164.42$  ps), and the corresponding divider ratio is 129.75. Fig. 2 shows the simulated transient response for the output  $C_{TDC}$  of the TDC and that of a second-order DSM in a frequency synthesizer. According to Fig. 2, the ratio of the difference of the two sequent TDC outputs and  $D_0 - FCW$  can be used to calculate the gain factor  $g_T$ . Considering the finite word-length effect, the gain factor  $g_T$  is realized by the following equation as

$$g_T = \frac{\sum_{i=0}^M \frac{|C_{TDC}(i) - C_{TDC}(i-1)|}{|D_0(i) - FCW|}}{M+1} \quad (4)$$

where  $M$  is an iteration number. However, (4) requires massive digital circuits to realize the division operations. Here, a simplified method is adopted by using the following equality:

$$\frac{x_0}{y_0} = \frac{x_1}{y_1} = \dots = \frac{x_M}{y_M} = \frac{x_0 + x_1 + \dots + x_M}{y_0 + y_1 + \dots + y_M}. \quad (5)$$

By using (5), the gain factor is approximated as

$$g_T \cong \frac{\sum_{i=0}^M |C_{TDC}(i) - C_{TDC}(i-1)|}{\sum_{i=0}^M |D_0(i) - FCW_{est}|} \quad (6)$$

where the estimated FCW, i.e.,  $FCW_{est}$ , is expressed as

$$FCW_{est} = \frac{\sum_{i=0}^K D_{-i}(t)}{K+1} \quad (7)$$

where  $K$  is an integer, and  $K \gg M$ . Fig. 3 shows a block diagram to calculate the gain factor  $g_T$ , where the complicated




Fig. 3. Block diagram to calculate the gain factor  $g_T$ .





Fig. 4. Behavior simulations for out-of-band phase noise cancellation versus the (a) number of bits of the gain factor  $g_T$  and (b) iteration number  $M$ .

division operations are significantly reduced. Because of a finite word length in the digital calculations, one may want to know the required bits of this gain factor and the iteration number  $M$  in (6). A behavioral simulation is executed with and without the proposed method. The simulation parameters are almost the same with those in Fig. 2, except that the output frequency is equal to 6.081 GHz ( $T_{DCO} = 164.45$  ps) and the corresponding divider ratio is 129.728. Fig. 4(a) shows the simulation results for the out-of-band phase noise cancellation at the offset frequency of  $f_{ref}/2$  versus the number of bits of  $g_T$ , where the iteration number  $M$  is large enough. Fig. 4(a) indicates that the number of bits of  $g_T$  should be larger than 4 in order to suppress the out-of-band phase noise of 20 dB at  $f_{ref}/2$ . Fig. 4(b) shows the out-of-band phase noise cancellation at the offset frequency of  $f_{ref}/2$  versus the iteration number  $M$  when the number of bits of  $g_T$  is 5. The required iteration  $M$  must be larger than 31 to suppress the out-of-band phase noise of 19 dB at  $f_{ref}/2$ . In this brief, the number of bits of  $g_T$  is 5, the iteration number  $M$  is 31, and  $K$  is 63. By using (6), there is a loss of 1 dB for the out-of-band phase noise. Finally, the input code for the DLF is calculated as

$$\text{Code} = C_{TDC} + \frac{g_T \cdot \Psi_{err}}{8}. \quad (8)$$



Fig. 5.  $z$ -Domain model of the proposed frequency synthesizer.

Fig. 6. (a) Vernier delay chain. (b) TA-DFF.

The  $z$ -domain model [4], [7] of the proposed all-digital frequency synthesizer is shown in Fig. 5, where  $g_T = T_{DCO}/\Delta T_{DC} = T_R/\Delta T_{DC} N_{nom}$ , and  $N_{nom}$  is the nominal division ratio. The output phase noise due to the quantization noise of the second-order DSM is expressed as

$$\Phi_{out} = \frac{H(z)}{1 + H(z)} \cdot D_0[k] \cdot \frac{2\pi z^{-1}}{1 - z^{-1}} \cdot \frac{1}{8} \times (1 + z^{-1} + z^{-2} + z^{-3} + z^{-4} + z^{-5} + z^{-6} + z^{-7}) \quad (9)$$

where  $H(z) = (DLF(z)K_{DCO}T_R^2/N_{nom}\Delta T_{DC})(z^{-1}/(1 - z^{-1}))$ , and  $DLF(z)$  is the transfer function of the DLF. Thus, the output phase noise is improved since the quantization noise of the second-order DSM is multiplied with the transfer function of an FIR filter.

### III. CIRCUIT DESCRIPTION

#### A. TDC

Fig. 6(a) shows a Vernier delay chain [8], where 32 units are adopted. Every unit is composed of four delay elements cells, two multiplexers, and two time amplifiers with D flip-flops (TA-DFFs). When the phase error between two pulses, i.e., Lead and Lag, is larger than  $31 * (t_1 + \Delta T_{DC})$ , the coarse-fine selection signal (CFSEL) selects the coarse delay lines by multiplexers. Then, the timing resolution of this TDC is increased to  $5\Delta T_{DC}$ . When the phase error between Lead and Lag is less than  $31 * (t_1 + \Delta T_{DC})$ , the fine delay lines are selected, and the timing resolution of this TDC is equal to  $\Delta T_{DC}$ . Since  $\Delta T_{DC}$  is small, in order not to violate the setup and hold times of a conventional DFF, a time amplifier [9] is added, as shown in Fig. 6(b). Although the total output digits for coarse and fine delay lines are 12, the scaling factor of 5 exists between these two delay lines. It results in the equivalent bits of this TDC being 9 instead of 12 by using a decoder. The areas of a TA-DFF and a DFF in our 90-nm process are 250 and 160  $\mu m^2$ , respectively. By the proposed Vernier delay chain, 32 DFFs for coarse delay lines are saved. The output signal CK of this Vernier delay chain is used to load the digital codes into the DLF.




Fig. 7. Nine-bit coarse/fine Vernier TDC.




Fig. 8. (a) First-order DLF. (b) DCO.

Fig. 7 shows the 9-bit TDC, which is composed of a PFD, a phase selector [10], a Vernier delay chain, a decoder, and delay lines. Two input clocks trigger a PFD to generate two pulses UP and DN. The phase selector decides which pulse leading or lagging and the sign. It saves a half-delay line in the Vernier delay chain. In this brief, the fine timing resolution is  $\Delta T_{DC} = 8$  ps, the fine delay lines cover the range of  $\pm 256$  ps, whereas the coarse ones cover the range of  $\pm 1.28$  ns.

Fig. 8(a) shows the first-order DLF with 24-bit outputs, where the proportional and integral gains are  $K_P$  and  $K_I$ . For better linearity, a binary-to-thermometer decoder converts the first 10 bits of the DLF into 1024 thermometer bits to control

#### B. DLF, DCO, and MMD

Fig. 8(a) shows the first-order DLF with 24-bit outputs, where the proportional and integral gains are  $K_P$  and  $K_I$ . For better linearity, a binary-to-thermometer decoder converts the first 10 bits of the DLF into 1024 thermometer bits to control




Fig. 9. MMD.




Fig. 10. Die photo.

the frequency of the DCO. The DCO is shown in Fig. 8(b). It is composed of an  $LC$ -tank oscillator, the coarse and fine pMOS varactor arrays, a first-order DSM, and output buffers. The 1024 thermometer bits control the coarse pMOS varactor arrays, which achieve a tuning gain of 1 MHz/code. The fine 14 bits of the DLF are applied to a first-order DSM to achieve a fine frequency resolution of 245 Hz/code. A first-order DSM is realized by an accumulator, and the output of the DCO is divided by eight to serve as the clock of this DSM. This DCO covers from 5.4 to 6.5 GHz, and its simulated phase noise is  $-100$  dBc/Hz at 1-MHz offset. The power consumption is 9.6 mW with a supply of 1.2 V.

The MMD [11] is realized by a series of divide-by-2/3 dividers, as shown in Fig. 9. The integer part of the division ratio of this MMD is  $N$ , which is from 128 to 255. The fractional part of the divider ratio is realized by a 24-bit second-order MASH 1-1 DSM. Note that a second-order MASH 1-1 DSM has a better noise-shaping performance compared with a first-order one. In addition, the gain factor  $g_T$  is estimated by using the outputs of a TDC and a second-order DSM in a frequency synthesizer.

#### IV. EXPERIMENTAL RESULTS

This 6-GHz fractional- $N$  synthesizer using the proposed all-digital FIR-embedded noise filtering technique is fabricated in a 90-nm CMOS process. The die photo is shown in Fig. 10. The active core area is  $0.18 \text{ mm}^2$ . The total power consumption is 28.8 mW for a supply of 1.2 V.

When this frequency synthesizer works at 6.08135 GHz and the division ratio of 129.735, Fig. 11(a) shows the averaged in-band phase noise of  $-95$  dBc/Hz at the offset frequency of 50 kHz with the proposed method. Fig. 11(b) shows the measured output spectra at 6.08135 GHz and the division ratio of







Fig. 11. (a) Measured phase noise plots. (b) Spectra with and without the proposed technique.

129.735 with and without the proposed method, respectively. With the proposed method, the out-of-band phase noise at the offset frequency of  $f_{\text{ref}}/2$  is suppressed by 15 dB. In Fig. 11(b), the reference spur is slightly improved by this FIR filter. Fig. 12(a) and (b) shows the measured jitter histograms without and with the proposed technique, respectively. In Fig. 12(a), the RMS jitter is 3.27 ps, and the peak-to-peak jitter is 22.89 ps. In Fig. 12(b), the RMS jitter is 2.32 ps, and the peak-to-peak jitter is 16.22 ps. Fig. 13 shows the summary for the measurement and simulation results of the out-of-band phase noises at the offset frequency of  $f_{\text{ref}}/2$ . The bit number of  $g_T$  and the iteration number  $M$  are selected according to the behavioral simulation results in Fig. 4(a) and (b), respectively. The behavioral simulation is executed under  $\Delta_{\text{TDC}} = 8$  ps and without the DCO's phase noise. However, the degradation of the DCO's phase noise and the resolution of a TDC may cause the deviation between the measurement and simulation results. The measured reference spur is  $-43$  dBc, and the worst-case in-band fractional spur is  $-27$  dBc. The performance summary of this work is given in Table I. Compared with other works, the reference spur of this work is worse. The reference spur suffers from the digital noises coupling to the DCO and the DCO's gain. To suppress the reference spur, these digital coupling noises and the gain of this DCO should be reduced.






(a)



(b)

Fig. 12. Measured jitter histograms (a) without and (b) with the proposed technique.

Fig. 13. Measurement and simulation results for out-of-band phase noise cancellation at  $f_{ref}/2$ .

## V. CONCLUSION

A 6-GHz all-digital fractional- $N$  frequency synthesizer using the proposed FIR-embedded noise filtering technique is realized in a 90-nm CMOS process. By using this embedded FIR filtering technique, the out-of-band phase noise due to DSM quantization noise is suppressed. Compared with the analog FIR technique [4], the matched analog components, such as PFDs, CPs, and dual-modulus prescalers, are not required

TABLE I  
PERFORMANCE SUMMARY AND COMPARISON

	Our	[3]	[4]	[5]	[6]	[13]
Output Freq. (GHz)	5.4–6.5	3.67	1	1	5	3.6
In-band Phase Noise	-95 dBc/Hz	-108 dBc/Hz	-85 dBc/Hz	-106 dBc/Hz	-86 dBc/Hz	-104 dBc/Hz
Method	FIR	Digital	FIR	FIR+PI	NF	PI
Out-of-band Phase Noise Cancellation	15dB @ 23.4MHz	15dB @ 10MHz	15dB @ 6MHz	12dB @ 6MHz	13dB @ 10MHz	N.A.
Reference Spur (dBc)	-43	-65	N.A.	-66	-61	-65
Phase Noise (dB)	-108@ 10MHz	-120@ 1MHz	N.A.	-105@ 3MHz	-102@ 1MHz	-105@ 3MHz
Power (mW)	28.8	46.7	6.1	16.8	30	80
Area (mm <sup>2</sup> )	0.18	0.95	0.5	0.31	0.56	0.4
CMOS (nm)	90	130	180	130	90	65
VCO	LC	LC	Ring	Ring	LC	LC

in this work. Due to the nature of digital circuits, the gain mismatching between the main and compensation paths are relaxed.

## ACKNOWLEDGMENT

The authors would like to thank NSC and CIC, Taiwan, for fabricating this chip.

## REFERENCES

- [1] S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz Delta-Sigma fractional- $N$  PLL with 1-Mb/s in-loop modulation," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 49–62, Jan. 2004.
- [2] M. Gupta and B. S. Song, "A 1.8-GHz spur-cancelled fraction- $N$  frequency synthesizer with LMS-based DAC gain calibration," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2842–2851, Mar. 2006.
- [3] C. M. Hsu, M. Z. Straayer, and M. H. Perrot, "A low-noise wide-BW 3.6-GHz digital  $\Delta\Sigma$  fractional- $N$  frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776–2786, Dec. 2008.
- [4] X. Yu, Y. Sun, W. Rhee, and Z. Wang, "An FIR-embedded noise filtering method for  $\Delta\Sigma$  fractional- $N$  PLL clock generators," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2426–2436, Sep. 2009.
- [5] D. W. Jee, Y. Suh, H. J. Park, and J. Y. Sim, "A 0.1-fref BW 1 GHz fractional- $N$  PLL with FIR embedded phase-interpolator-based noise filtering," in *Proc. ISSCC Dig. Tech. Papers*, Feb. 2011, pp. 94–96.
- [6] C. C. Hung and S. I. Liu, "A noise-filtering technique for fractional- $N$  frequency synthesizers," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 3, pp. 139–143, Mar. 2011.
- [7] M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for  $\Delta\Sigma$  fractional- $N$  frequency synthesizers allowing straightforward noise analysis," *IEEE J. Solid-State Circuits*, vol. 37, no. 8, pp. 1028–1038, Aug. 2002.
- [8] P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," *IEEE J. Solid-State Circuits*, vol. 35, no. 2, pp. 240–247, Feb. 2000.
- [9] M. Lee and A. A. Abidi, "A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 769–777, Apr. 2008.
- [10] S. Y. Lin and S. I. Liu, "A 1.5 GHz all-digital spread spectrum clock generator," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3111–3119, Nov. 2009.
- [11] C. S. Vaucher and D. Kasperkovitz, "A wide-band tuning system for fully integrated satellite receivers," *IEEE J. Solid-State Circuits*, vol. 33, no. 7, pp. 987–997, Jul. 1998.
- [12] V. Kratyuk, P. K. Hanumolu, K. Ok, U. K. Moon, and K. Mayaram, "A digital PLL with a stochastic time-to-digital converter," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1612–1621, Aug. 2009.
- [13] M. Zanusso, S. Levantino, C. Samori, and A. L. Lacaita, "A wideband 3.6 GHz digital  $\Delta\Sigma$  fractional- $N$  PLL with phase interpolation divider and digital spur cancellation," *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 627–638, Mar. 2011.