

TOP-CITED IEEE JOURNAL OF SOLID-STATE CIRCUITS PAPERS

To commemorate the 50th anniversary of *IEEE Journal of Solid-State Circuits*, the IEEE Solid-State Circuits Society has put together a list of the top-cited papers from each decade since the journal's beginning in 1966. To read the papers in their entirety, please visit the IEEE Solid-State Circuits Society website.

1966–1975

- “Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions” by R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, and A.R. LeBlanc, vol. 9, no. 5, pp. 256–268 Oct. 1974, cited by 2,206.
- “Class EA New Class of High-Efficiency Tuned Single-Ended Switching Power Amplifiers” by N.O. Sokal and A.D. Sokal, vol. 10, no. 3, pp. 168–176, June 1975, cited by 1,599.
- “A Precise Four-Quadrant Multiplier with Subnanosecond Response” by B. Gilbert, vol. 3, no. 4, pp. 365–373, Dec. 1968, cited by 893.
- “All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques” by J.L. McCreary and P.R. Gray, vol. 10, no. 6, pp. 371–379, Dec. 1975, cited by 581.
- “A Simple Three-Terminal IC Bandgap Reference” by A.P. Brokaw, vol. 9, no. 6, pp. 388–393, Dec. 1974, cited by 420.
- “Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits” by H. Shichman and D.A. Hodges, vol. 3, no. 3, pp. 285–289, Sept. 1968, cited by 386.
- “Ion-Implanted Complementary MOS transistors in Low-Voltage Circuits” by R.M. Swanson and J.D. Meindl, vol. 7, no. 2, pp. 146–153, Apr. 1972, cited by 341.
- “A Precision Reference Voltage Source” by K.E. Kuijk, vol. 8, no. 3, pp. 222–226, June 1973, cited by 326.
- “Characterization of surface channel CCD Image Arrays at Low Light Levels” by M.H. White, D.R. Lampe, F.C. Blaha, and I.A. Mack, vol. 9, no. 1, pp. 1–12, Feb. 1974, cited by 314.
- “The Monolithic Op Amp: A Tutorial Study” by J.E. Solomon, vol. 9, no. 6, pp. 314–332, Dec. 1974, cited by 270.
- “Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits” by H.J.M. Veendrick, vol. 19, no. 4, pp. 468–473, Aug. 1984, cited by 753.
- “Time Interleaved Converter Arrays” by W.C. Black and D.A. Hodges, vol. 15, no. 6, pp. 1022–1029, Dec. 1980, cited by 705.
- “Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces” by S.C. Sun and J.D. Plummer, vol. 15, no. 4, pp. 562–573, Aug. 1980, cited by 592.
- “Full-Speed Testing of A/D Converter” by J. Doernberg, H.-S. Lee, and D.A. Hodges, vol. 19, no. 6, pp. 820–827, Dec. 1984, cited by 465.
- “Electrical Breakdown in Thin Gate and Tunneling Oxides” by I.-C. Chen, S.E. Holland, and C. Hu, vol. 20, no. 1, pp. 333–342, Feb. 1985, cited by 453.
- “High-Speed Compact Circuits with CMOS” by R.H. Krambeck, C.M. Lee, and H.-F.S. Law, vol. 17, no. 3, pp. 614–619, June 1982, cited by 445.
- “MOS Operational Amplifier Design—A Tutorial Overview” by P.R. Gray and R.G. Meyer, vol. 17, no. 6, pp. 969–982, Dec. 1982, cited by 419.
- “An Improved Frequency Compensation Technique for CMOS Operational Amplifiers” by B.K. Ahuja, vol. 18, no. 6, pp. 629–633, Dec. 1983, cited by 412.

1976–1985

- “On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique” by J.F. Dickson, vol. 11, no. 3, pp. 374–378, June 1976, cited by 1,251.
- “CMOS Analog Integrated Circuits Based on Weak Inversion Operations” by E. Vittoz and J. Fellrath, vol. 12, no. 3, pp. 224–231, June 1977, cited by 755.
- “Alpha-Power Law MOSFET Model and Its Applications, to CMOS Inverter Delay and Other Formulas” by T. Sakurai and A.R. Newton, vol. 25, no. 2, pp. 584–594, Apr. 1990, cited by 1,530.
- “Direct-Conversion Radio Transceivers for Digital Communications” by A.A. Abidi, vol. 30, no. 12, pp. 1399–1410, Dec. 1994, cited by 1,143.
- “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS” by S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, vol. 30, no. 8, pp. 847–854, Aug. 1995, cited by 1,166.
- “Static-Noise Margin Analysis of MOS SRAM Cells” by E. Seevinck, F.J. List, and J. Lohstroh, vol. 22, no. 5, pp. 748–754, Oct. 1987, cited by 1,138.

Digital Object Identifier 10.1109/MSSC.2016.2602182

Date of publication: 14 November 2016

- “High-Speed CMOS Circuit Technique” by J. Yuan and C. Svensson, vol. 24, no. 1, pp. 62–70, Feb. 1989, cited by 884.
- “The Design of Sigma-Delta Modulation Analog-to-Digital Converters” by B.E. Boser and B.A. Wooley, vol. 23, no. 6, pp. 1298–1308, Dec. 1988, cited by 741.
- “A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain” by K. Bult and G.J.G.M. Geelen, vol. 25, no. 6, pp. 1379–1384, Dec. 1990, cited by 732.
- “A 10 b, 20 Msamples/s, 35 mW Pipeline A/D Converter” by T. B. Cho and P.R. Gray, vol. 30, no. 3, pp. 166–172, Mar. 1995, cited by 686.
- “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits” by D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, vol. 28, no. 4, pp. 420–420, Apr. 1993, cited by 661.
- “Characterisation and Modeling of Mismatch in MOS Transistors for Precision Analog Design” by K.R. Lakshmi Kumar, R.A. Hadaway, and M.A. Copeland, vol. 21, no. 6, pp. 1057–1066, Dec. 1986, cited by 665.

1996–2005

- “A General Theory of Phase Noise in Electrical Oscillators” by A. Hajimiri and T.H. Lee, vol. 33, no. 2, pp. 179–194, Feb. 1998, cited by 2,107.
- “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier” by D.K. Shaefner and T.H. Lee, vol. 32, no. 5, pp. 745–759, May 1997, cited by 1,679.
- “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF ICs” by C.P. Yue and S.S. Wong, vol. 33, no. 5, pp. 743–752, May 1998, cited by 1,272.
- “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques” by J.G. Maneatis, vol. 31, no. 11, pp. 1723–1732, Nov. 1996, cited by 1,111.
- “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter” by A.M. Abo and P.R. Gray, vol. 34, no. 5, pp. 599–606, May 1999, cited by 1,047.
- “A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications” by R.R. Harrison and C. Charles, vol. 38, no. 6, pp. 958–965, June 2003, cited by 1,052.
- “Design Issues in CMOS Differential LC Oscillators” by A. Hajimiri, and T.H. Lee, vol. 34, no. 5, pp. 717–724, May 1999, cited by 1,013.
- “A Study of Phase Noise in CMOS Oscillators” by B. Razavi, vol. 31, no. 3, pp. 331–343, May 1996, cited by 983.

- “A Dynamic Voltage Scaled Microprocessor System” by T.D. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, vol. 35, no. 11, pp. 1571–1580, Nov. 2000, cited by 976.
- “Simple Accurate Expressions for Planar Spiral Inductances” by S.S. Mohan, M. del Mar Hershenson, S.P. Boyd, and T.H. Lee, vol. 34, no. 10, pp. 1419–1424, Oct. 1999, cited by 961.

2006–2015

- “A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System” by R.R. Harrison, P.T. Watkins, R.J. Kier, R.O. Lovejoy, D.J. Black, B. Greger, and F. Solzbacher, vol. 42, no. 1, pp. 123–133, Jan. 2007, cited by 716.
- “Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey” by K. Pagiamtzis and A. Sheikholeslami, vol. 41, no. 3, pp. 612–727, Mar. 2006, cited by 649.
- “An 80-tile sub-100-w Teraflops Processor in 65-nm CMOS” by S.R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, vol. 43, no. 1, pp. 29–41, Jan. 2008, cited by 604.
- “A 128× 128 120 dB 15 μ s Latency Asynchronous Temporal Contrast Vision Sensor” by P. Lichtsteiner, C. Posch, and T. Delbruck, vol. 43, no. 2, pp. 566–576, Jan. 2008, cited by 534.
- “A Broadband Noise-Canceling CMOS LNA for 3.1–10.6-GHz UWB Receivers” by C.-F. Liao and S.-I. Liu, vol. 42, no. 2, pp. 329–339, Feb. 2007, cited by 405.
- “A 13.56-MHz RFID System Based on Organic Transponders” by E. Cantatore, T.C.T. Geuns, G.H. Gelinck, E. van Veenendaal, A.F.A. Gruijthuijsen, L. Schrijnemakers, S. Drews, and D.M. de Leeuw, vol. 42, no. 1, pp. 84–92, Jan. 2007, cited by 370.
- “Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio” by T. Yao, M.Q. Gordon, K.K.W. Tang, K.H.K. Yau, M.-T. Yang, P. Schvan, and S.P. Voinescu, vol. 42, no. 5, pp. 1044–1057, May 2007, cited by 370.
- “An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS” by R. Bagheri, A. Mirzaei, S. Chehrazi, M.E. Heidari, M. Lee, M. Mikhemar, W. Tang, and A.A. Abidi, vol. 41, no. 12, pp. 2860–2876, Dec. 2006, cited by 363.
- “A 60-GHz CMOS Receiver Front-End” by B. Razavi, vol. 41, no. 1, pp. 17–22, Jan. 2006, cited by 359.
- “A Self-Tuning DVS Processor Using Delay-Error Detection and Correction” by S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, vol. 41, no. 4, pp. 792–804, Apr. 2006, cited by 355.

—Abira Sengupta and David Hodges