


## Unit 7: Detailed and Special Routing

- Course contents
  - Channel routing
  - Full-chip routing
  - Clock routing
  - Power/ground routing
- Readings
  - Chapters 9.3 and 9.4



Unit 7

NTUEE / Intro. EDA

1

## Routing Considerations

- Number of terminals (two-terminal vs. multi-terminal nets)
- Net widths (power and ground vs. signal nets)
- Via restrictions (stacked vs. conventional vias)
- Boundary types (regular vs. irregular)
- Number of layers (two vs. three, more layers?)
- Net types (critical vs. non-critical nets)

Unit 7


NTUEE / Intro. EDA

2

## Routing Models

---

- **Grid-based model:**
  - A grid is super-imposed on the routing region.
  - Wires follow paths along the grid lines.
  - **Pitch:** distance between two grid lines.
- **Gridless model:**
  - Any model that does not follow this “gridded” approach.



Unit 7


NTUEE / Intro. EDA

3

## Models for Multi-Layer Routing

---

- **Unreserved layer model:** Any net segment is allowed to be placed in any layer.
- **Reserved layer model:** Certain type of segments are restricted to particular layer(s).
  - Two-layer: HV (horizontal-Vertical), VH
  - Three-layer: HVH, VHV




*3 types of 3-layer models*

Unit 7

NTUEE / Intro. EDA

4

## Terminology for Channel Routing



- Local density at column  $i$ ,  $d(i)$ : total # of nets that crosses column  $i$ .
- **Channel density**: maximum local density
  - # of horizontal tracks required  $\geq$  channel density.

Unit 7

NTUEE / Intro. EDA

5

## Channel Routing Problem

- **Assignments of horizontal segments of nets to tracks.**
- **Assignments of vertical segments to connect.**
  - horizontal segments of the same net in different tracks, and
  - the terminals of the net to horizontal segments of the net.
- **Horizontal and vertical constraints must not be violated.**
  - Horizontal constraints between two nets: the horizontal span of two nets overlaps each other.
  - Vertical constraints between two nets: there exists a column such that the terminal on top of the column belongs to one net and the terminal on bottom of the column belongs to another net.
- **Objective: Channel height is minimized** (i.e., channel area is minimized).


Unit 7

NTUEE / Intro. EDA

6

## Horizontal Constraint Graph (HCG)

- HCG  $G = (V, E)$  is **undirected** graph where
  - $V = \{v_i \mid v_i \text{ represents a net } n_i\}$
  - $E = \{(v_i, v_j) \mid \text{a horizontal constraint exists between } n_i \text{ and } n_j\}$ .
- For graph  $G$ : vertices  $\Leftrightarrow$  nets; edge  $(i, j) \Leftrightarrow$  net  $i$  overlaps net  $j$ .



A routing problem and its HCG.


Unit 7

NTUEE / Intro. EDA

7

## Vertical Constraint Graph (VCG)

- VCG  $G = (V, E)$  is **directed** graph where
  - $V = \{v_i \mid v_i \text{ represents a net } n_i\}$
  - $E = \{(v_i, v_j) \mid \text{a vertical constraint exists between } n_i \text{ and } n_j\}$ .
- For graph  $G$ : vertices  $\Leftrightarrow$  nets; edge  $i \rightarrow j \Leftrightarrow$  net  $i$  must be above net  $j$ .



A routing problem and its VCG.

Unit 7

NTUEE / Intro. EDA

8

## 2-L Channel Routing: Basic Left-Edge Algorithm

- Hashimoto & Stevens, "Wire routing by optimizing channel assignment within large apertures," DAC-71.
- **No vertical constraint.**
- HV-layer model is used.
- **Doglegs are not allowed.**
- Treat each net as an interval.
- Intervals are sorted according to their left-end x-coordinates.
- Intervals (nets) are routed one-by-one according to the order.
- For a net, tracks are scanned from top to bottom, and the first track that can accommodate the net is assigned to the net.
- **Optimality: produces a routing solution with the minimum # of tracks (if no vertical constraint).**

Unit 7

NTUEE / Intro. EDA

9

## Basic Left-Edge Algorithm

**Algorithm: Basic\_Left-Edge**( $U, track[j]$ )

$U$ : set of unassigned intervals (nets)  $I_1, \dots, I_n$ ;

$I_j = [s_j, e_j]$ : interval  $j$  with left-end x-coordinate  $s_j$  and right-end  $e_j$ ;

$track[j]$ : track to which net  $j$  is assigned.

```
1 begin
2  $U \leftarrow \{I_1, I_2, \dots, I_n\}$ ;
3  $t \leftarrow 0$ ;
4 while ( $U \neq \emptyset$ ) do
5    $t \leftarrow t + 1$ ;
6    $watermark \leftarrow 0$ ;
7   while (there is an  $I_j \in U$  s.t.  $s_j > watermark$ ) do
8     Pick the interval  $I_j \in U$  with  $s_j > watermark$ ,
       nearest  $watermark$ ;
9      $track[j] \leftarrow t$ ;
10     $watermark \leftarrow e_j$ ;
11     $U \leftarrow U - \{I_j\}$ ;
12 end
```


Unit 7

NTUEE / Intro. EDA

10

## Basic Left-Edge Example

- $U = \{I_1, I_2, \dots, I_6\}$ ;  $I_1 = [1, 3]$ ,  $I_2 = [2, 6]$ ,  $I_3 = [4, 8]$ ,  $I_4 = [5, 10]$ ,  $I_5 = [7, 11]$ ,  $I_6 = [9, 12]$ .
- $t=1$ :
  - Route  $I_1$ : watermark = 3;
  - Route  $I_3$ : watermark = 8;
  - Route  $I_6$ : watermark = 12;
- $t=2$ :
  - Route  $I_2$ : watermark = 6;
  - Route  $I_5$ : watermark = 11;
- $t=3$ : Route  $I_4$





Unit 7

NTU EE / Intro. EDA

11

## Basic Left-Edge Algorithm

- If there is no vertical constraint, the basic left-edge algorithm is optimal.
- If there is any vertical constraint, the algorithm no longer guarantees optimal solution.



Unit 7

NTU EE / Intro. EDA

12

## Constrained Left-Edge Algorithm

**Algorithm: Constrained\_Left-Edge**( $U, track[j]$ )  
 $U$ : set of unassigned intervals (nets)  $I_1, \dots, I_n$ ;  
 $I_j = [s_j, e_j]$ : interval  $j$  with left-end x-coordinate  $s_j$  and right-end  $e_j$ ;  
 $track[j]$ : track to which net  $j$  is assigned.

```

1 begin
2  $U \leftarrow \{I_1, I_2, \dots, I_n\}$ ;
3  $t \leftarrow 0$ ;
4 while ( $U \neq \emptyset$ ) do
5    $t \leftarrow t + 1$ ;
6   watermark  $\leftarrow 0$ ;
7   while (there is an unconstrained  $I_j \in U$  s.t.  $s_j >$ 
           watermark) do
8     Pick the interval  $I_j \in U$  that is unconstrained,
       with  $s_j >$  watermark, nearest watermark;
9      $track[j] \leftarrow t$ ;
10    watermark  $\leftarrow e_j$ ;
11     $U \leftarrow U - \{I_j\}$ ;
12 end
    
```



Unit 7

NTU EE / Intro. EDA

13

## Constrained Left-Edge Example

- $I_1 = [1, 3]$ ,  $I_2 = [1, 5]$ ,  $I_3 = [6, 8]$ ,  $I_4 = [10, 11]$ ,  $I_5 = [2, 6]$ ,  $I_6 = [7, 9]$ .
- Track 1: Route  $I_1$  (cannot route  $I_3$ ); Route  $I_6$ ; Route  $I_4$ .
- Track 2: Route  $I_2$ ; cannot route  $I_3$ .
- Track 3: Route  $I_5$ .
- Track 4: Route  $I_3$ .



Unit 7

NTU EE / Intro. EDA


14

## Dogleg Channel Router

- Deutch, "A dogleg channel router," 13rd DAC, 1976.
- **Drawback of Left-Edge:** cannot handle the cases with constraint cycles.
  - Doglegs are used to resolve constraint cycle.



- **Drawback of Left-Edge:** the entire net is on a single track.
  - Doglegs are used to place parts of a net on different tracks to minimize channel height.
  - Might incur penalty for additional vias.




Unit 7

15

## Dogleg Channel Router

- Each multi-terminal net is broken into a set of 2-terminal nets.
- Two parameters are used to control routing:
  - Range: Determine the # of consecutive 2-terminal subnets of the same net that can be placed on the same track.
  - Routing sequence: Specifies the starting position and the direction of routing along the channel.
- Modified Left-Edge Algorithm is applied to each subnet.



Unit 7

NTUEE / Intro. EDA

16



## Appendix: Robust Channel Router

---

- Yoeli, "A robust channel router," IEEE TCAD, 1991.
- Alternates between top and bottom tracks until the center is reached.
- The working side is called the *current side*.
- **Net weights** are used to guide the assignment of segments in a track, which
  - favor nets that contribute to the channel density;
  - favor nets with terminals at the current side;
  - penalize nets whose routing at the current side would cause vertical constraint violations.
- Allows unrestricted doglegs by rip-up and re-route.


## Robust Channel Router

---

- Select the set of nets for the current side by solving the **maximum weighted independent set** problem for **interval graphs**.
  - NP-complete for general graphs, but can be solved efficiently for interval graphs using **dynamic programming**.
- Main ideas:
  - The interval for net  $i$  is denoted by  $[x_{i_{min}}, x_{i_{max}}]$ ; its weight is  $w_i$ .
  - Process channel from left to right column; the optimal cost for position  $c$  is denoted by  $total[c]$ ;
  - A net  $n$  with a rightmost terminal at position  $c$  is taken into the solution if  $total[c - 1] < w_n + total[x_{n_{min}} - 1]$ .
- Can apply maze routers to fix local congestion or to post-process the results. (Why not apply maze routers to channel routing directly??)

## Interval Graphs

- There is a vertex for each interval.
- Vertices corresponding to overlapping intervals are connected by an edge.
- Solving the track assignment problem is equivalent to finding a **minimal vertex coloring** of the graph.




Unit 7

NTUEE / Intro. EDA

19

## Weight Computation




- Computation of the weight  $w_i$  for net  $i$ :
  1. favor nets that contribute to the channel density: add a large  $B$  to  $w_i$ .
  2. favor nets with current side terminals at column  $x$ : add  $d(x)$  to  $w_i$ .
  3. penalize nets whose routing at the current side would cause vertical constraint violations: subtract  $Kd(x)$  from  $w_i$ ,  $K = 5 \sim 10$ .
- Assume  $B = 1000$  and  $K = 5$  in the 1<sup>st</sup> iteration (top side):
  - $w_1 = (0) + (1) + (-5 * 2) = -9$
  - Net 1 **does not** contribute to the channel density
  - **One** net 1 terminal on the top
  - Routing net 1 causes a vertical constraint from net 2 at column 2 whose density is 2

Unit 7

NTUEE / Intro. EDA

20

## Weight Computation (cont'd)




- Computation of the weight  $w_i$  for net  $i$ :
  1. favor nets that contribute to the channel density: add a large  $B$  to  $w_i$ .
  2. favor nets with current side terminals at column  $x$ : add  $d(x)$  to  $w_i$ .
  3. penalize nets whose routing at the current side would cause vertical constraint violations: subtract  $Kd(x)$  from  $w_i$ ,  $K = 5 \sim 10$ .
 – Assume  $B = 1000$  and  $K = 5$  in the 1<sup>st</sup> iteration (top side):
  - $w_1 = (0) + (1) + (-5 * 2) = -9$
  - $w_2 = (1000) + (2) + (-5 * 3) = 987$
  - $w_3 = (1000) + (2+2) + (0) = 1004$
  - $w_4 = (1000) + (3) + (-5 * 2) = 993$

Unit 7

NTUEE / Intro. EDA

21

## Top-Row Net Selection



- $w_1 = -9$ ,  $w_2 = 987$ ,  $w_3 = 1004$ ,  $w_4 = 993$ .
- A net  $n$  with a rightmost terminal at position  $c$  is taken into the solution if:  $\text{total}[c - 1] < w_n + \text{total}[x_{n_{min}} - 1]$ .

$\text{total}[1] = 0$	$\text{selected\_net}[1] = 0$
$\text{total}[2] = \max(0, 0-9) = 0$	$\text{selected\_net}[2] = 0$
$\text{total}[3] = 0$	$\text{selected\_net}[3] = 0$
$\text{total}[4] = \max(0, w_2 + \text{total}[1]) = 987$	$\text{selected\_net}[4] = 2$
$\text{total}[5] = \max(987, 0+1004, 0+993) = 1004$	$\text{selected\_net}[5] = 3$


- **Select nets backwards from right to left and with no horizontal constraints:** Only net 3 is selected for the top row. (Net 2 is not selected since it overlaps with net 3.)

Unit 7

NTUEE / Intro. EDA

22

### Bottom-Row Net Selection




- 2<sup>nd</sup> iteration: bottom-row selection
  - $w_1 = (1000) + (2) + (0) = 1002$
  - $w_2 = (1000) + (2) + (-5 * 2) = 992$
  - $w_4 = (1000) + (1) + (-5 * 2) = 991$

total[1] = 0	selected_net[1] = 0
total[2] = max(0, 0+1002) = 1002	selected_net[2] = 1
total[3] = 1002	selected_net[3] = 0
total[4] = max(1002, 0+992) = 1002	selected_net[4] = 0
total[5] = max(1002, 1002+991) = 1993	selected_net[5] = 4

- Nets 4 and 1 are selected for the bottom row.

### Maze Routing + Rip-up & Re-route



- 3<sup>rd</sup> iteration
  - Routing net 2 in the middle row leads to an infeasible solution.
  - Apply maze routing and rip-up and re-route nets 2 and 4 to fix the solution.

## Robust Channel Router

```

robust_router(struct netlist N)
{
  set of int row;
  struct solution S;
  int total[channel_width + 1], selected_net[channel_width];
  int top, height, c, r, i;

  top ← 1;
  height ← density(N);
  for (r ← 1; r ≤ height; r ← r + 1) {
    for all "nets i in netlist N"
      wi ← compute_weight(N, top);
    total[0] ← 0;
    for (c ← 1; c ≤ channel_width; c ← c + 1) {
      selected_net[c] ← 0;
      total[c] ← total[c - 1];
      if ("some net n has a top terminal at position c")
        if (wn + total[xn,min - 1] > total[c]) {
          total[c] ← wn + total[xn,min - 1];
          selected_net[c] ← n;
        }
      if ("some net n has a bottom terminal at position c")
        if (wn + total[xn,min - 1] > total[c]) {
          total[c] ← wn + total[xn,min - 1];
          selected_net[c] ← n;
        }
    }
    row ← ∅;
    c ← channel_width;
    while (c > 0)
      if (selected_net[c]) {
        n ← selected_net[c];
        row ← row ∪ {n};
        c ← xn,min - 1;
      }
      else
        c ← c - 1;
    solution ← solution ∪ {row};
    top ← top;
    N ← "N without the nets selected in row"
  }
}
/* for */
/* apply maze routing to eliminate possible vertical constraint violations */

```


Unit 7

NTUEE / Intro. EDA

25

## Routing Trends

- Billions of transistors may be fabricated in a single chip for nanometer technology.
- Need tools for very large-scale designs.
- Framework evolution for CAD tools
  - Flat → Hierarchical → Multilevel



Pentium 4  
42 M  
Transistors  
(Y2000)


Unit 7

NTUEE / Intro. EDA


26

## Flat Routing Framework

- Sequential approaches
  - Maze routing
- Concurrent approaches
  - Network-flow based algorithms
- Drawback: hard to handle larger problems



Sequential



Concurrent


Unit 7

NTUEE / Intro. EDA

27

## Hierarchical Routing Framework

- The hierarchical approach recursively divides a routing region into a set of subregions and solve those subproblems independently.
- Drawbacks: lack the global information for the interaction among subregions.



Unit 7

NTUEE / Intro. EDA

28

## Multilevel Full-Chip Routing Framework


- Lin and Chang, "A novel framework for multilevel routing considering routability and performance," ICCAD-2002 (TCAD, 2003).
- Multilevel framework: coarsening followed by uncoarsening.
- Coarsening (bottom-up) stage:
  - Constructs the net topology based on the minimum spanning tree.
  - Processes routing tiles one by one at each level, and only local nets (connections) are routed.
  - Applies two-stage routing of global routing followed by detailed routing.
  - Uses the L-shaped & Z-shaped pattern routing.
  - Performs resource estimation after detailed routing to guide the routing at the next level.
- Uncoarsening (top-down) stage
  - Completes the failed nets (connections) from the coarsening stage.
  - Uses a global and a detailed maze routers to refine the solution.

Unit 7

NTUEE / Intro. EDA

29

## A Multilevel Full-Chip Routing Framework




Unit 7

NTUEE / Intro. EDA

30

## Coarsening Stage

- Build MSTs for all nets and decompose them into two-pin connections.
- Route **local nets (connections)** from level 0.
  - Two-stage routing (global + detailed routing) for a local net.




Unit 7

NTUEE / Intro. EDA

31

## Global Routing

- Apply pattern routing for global routing
  - Use L-shaped and Z-shaped connections to route nets.
  - Has lower time complexity than maze routing.



Unit 7

NTUEE / Intro. EDA


32



## Detailed Routing

- Via minimization
  - Modify the maze router to minimize the number of bends.
- Local refinement
  - Apply general maze routing to improve the detailed routing results.
- Resource estimation
  - Update the edge weights of the routing graph after detailed routing.


## Via Minimization




## Local Refinement

- Local refinement improves detailed routing results by merging two connections which are decomposed from the same net.


- - - an MST edge     
 — global route     
 — detailed route



level  $k$



level  $0$



level  $k$

## Resource Estimation

- Global routing cost is the summation of congestions of all routed edges.
- Define the congestion,  $C_e$ , of an edge  $e$  by


$$C_e = \frac{1}{2^{(p_e - d_e)}}$$

where  $p_e$  and  $d_e$  are the capacity and density, respectively.

- Update the congestion of routed edges to guide the subsequent global routing.

## Uncoarsening Global Routing

- Use maze routing.
- Iterative refinement of a failed net is stop when a route is found or several tries have been made.



Unit 7

NTUEE / Intro. EDA

37

## Routing Comparisons

- 100% routing completion for all (11) benchmark circuits
  - Three-level routing: 0 completion (ISPD-2K)
  - Hierarchical routing: 2 completions (ICCAD-2001)
  - Previous multilevel routing: 2 completions (ICCAD-2001)
- Can complete routings using even fewer routing layers.

Ex.	#Layers	(A) Three-Level Routing			(B) Hierarchical Routing with Ripup and Replan			(C) Results of [9]			(D) Our Results		
		Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates
Mcc1	4	933.2	1499	88%	947.9	1600	94.5%	436.7	1683	99.4%	204.7	1694	100%
Mcc2	4	12333.6	5451	72.3%	10101.4	7161	95.6%	7644.8	7474	99.1%	7203.3	7541	100%
Struct	3	406.2	3530	99.4%	324.5	3551	100%	316.8	3551	100%	151.5	3551	100%
Prim1	3	239.1	2018	99.0%	353.0	2037	100%	350.2	2037	100%	165.4	2037	100%
Prim2	3	1331	8109	98.9%	2423.8	8194	100%	2488.4	8196	100%	788.2	8197	100%
S5378	3	430.2	2607	83.4%	57.9	2964	94.9%	54.0	2963	94.8%	10.9	3124	100%
S9234	3	355.2	2467	88.9%	40.7	2564	92.4%	41.0	2561	92.3%	7.7	2774	100%
S13207	3	1099.5	6118	87.5%	161.9	6540	93.5%	188.8	6574	94.0%	38.2	6995	100%
S15850	3	1469.1	7343	88.2%	426.1	7874	94.6%	403.4	7863	94.5%	57.5	8321	100%
s38417	3	3560.9	19090	90.8%	754.6	19596	93.2%	733.6	19636	93.3%	137.6	21035	100%
S38584	3	7086.5	25642	91.0%	1720	26461	93.9%	1721.6	26504	94.1%	316.7	28177	100%
avg.				89.8%			95.7%			96.5%			100%

Table 3: Comparison among (A) the three-level routing [10], (B) the hierarchical routing [9], (C) the multilevel routing [9], and (D) our multilevel routing. Note: (A),(B),(C) ran on a 440 Mhz Sun Ultra-5 with 384 MB memory, (D) ran on a 450Mhz Sun Spare Ultra-60 with 2GB MB.


Unit 7

NTUEE / Intro. EDA

38

## Routing Solution for Prim2

- 0.18um technology, pitch = 1 um, 8109 nets.
- Two layers, 100% routing completion.




Unit 7

NTUEE / Intro. EDA

39

## The Clock Routing Problem (CRP)

- Digital systems
  - **Synchronous systems:** Highly precised clock achieves communication and timing.
  - **Asynchronous systems:** Handshake protocol achieves the timing requirements of the system.
- **Clock skew** is defined as the difference in the minimum and the maximum arrival time of the clock.



- **CRP:** Routing clock nets such that
  1. clock signals arrive simultaneously
  2. clock delay is minimized
  - Other issues: total wirelength, power consumption, etc

Unit 7

NTUEE / Intro. EDA

40

## Clock Routing Problem


---

- Given the routing plane and a set of points  $P = \{p_1, p_2, \dots, p_n\}$  within the plane and clock entry point  $p_0$  on the boundary of the plane, the **Clock Routing Problem (CRP)** is to interconnect each  $p_i \in P$  such that  $\max_{i, j \in P} |t(0, i) - t(0, j)|$  and  $\max_{i \in P} t(0, i)$  are both minimized.
- Pathlength-based approaches
  - *H*-tree: Dhar, Franklin, Wang, ICCD-84; Fisher & Kung, 1982.
- RC-delay based approaches:
  - Exact zero skew: Tsay, ICCAD-91.


## H-Tree Based Algorithm

---

- *H*-tree: Dhar, Franklin, Wang, "Reduction of clock delays in VLSI structure," ICCD-84.



$p_0(3, 0)$   
*H*-tree over 4 points




*H*-tree over 16 points

## Elmore Delay: Nonlinear Delay Model

- Parasitic resistance and capacitance dominate delay in deep submicron wires.
- Resistor  $r_i$  must charge all downstream capacitors.
- **Elmore delay**: Delay can be approximated as sum of sections: resistance  $\times$  downstream capacitance.


$$\delta = \sum_{i=1}^n \left( r_i \sum_{k=i}^n c_k \right) = \sum_{i=1}^n r_i (n - i + 1) c = \frac{n(n+1)}{2} r c.$$



- Delay grows as **square** of wire length.

## Wire Models

- Lumped circuit approximations for distributed RC lines:  **$\pi$ -model** (most popular), *T-model*, *L-model*.




- $\pi$ -model: If no capacitive loads for  $C$  and  $D$ ,

A to B:  $\delta_{AB} = r_1 (c_1/2 + c_2 + c_3)$ ;


B to C:  $\delta_{BC} = r_2 (c_2/2)$ ;

B to D:  $\delta_{BD} = r_3 (c_3/2)$ .



## Example Elmore Delay Computation

- 0.18  $\mu\text{m}$  technology.: unit resistance  $\hat{r} = 0.075 \Omega / \mu\text{m}$ ; unit capacitance  $\hat{c} = 0.118 \text{ fF}/\mu\text{m}$ .
  - Assume  $C_C = 2 \text{ fF}$ ,  $C_D = 4 \text{ fF}$ .
  - $\delta_{BC} = r_{BC} (c_{BC}/2 + C_C) = 0.075 \times 150 (17.7/2 + 2) = 120 \text{ fs}$
  - $\delta_{BD} = r_{BD} (c_{BD}/2 + C_D) = 0.075 \times 200 (23.6/2 + 4) = 240 \text{ fs}$
  - $\delta_{AB} = r_{AB} (c_{AB}/2 + C_B) = 0.075 \times 100 (11.8/2 + 17.7 + 2 + 23.6 + 4) = 400 \text{ fs}$
  - Critical path delay:  $\delta_{AB} + \delta_{BD} = 640 \text{ fs}$ .



Unit 7

NTUEE / Intro. EDA

45

## Exact Zero Skew Algorithm


- Tsay, "Exact zero skew algorithm," ICCAD-91.
- To ensure the delay from the **tapping point** to leaf nodes of subtrees  $T_1$  and  $T_2$  being equal, it requires that

$$r_1 (c_1/2 + C_1) + t_1 = r_2 (c_2/2 + C_2) + t_2.$$

- Solving the above equation, we have

$$x = \frac{(t_2 - t_1) + \alpha l \left( C_2 + \frac{\beta l}{2} \right)}{\alpha l (\beta l + C_1 + C_2)},$$

where  $\alpha$  and  $\beta$  are the per unit values of resistance and capacitance,  $l$  the length of the interconnecting wire,  $r_1 = \alpha x l$ ,  $c_1 = \beta x l$ ,  $r_2 = \alpha(1-x)l$ ,  $c_2 = \beta(1-x)l$ .




Unit 7

46

## Zero-Skew Computation

- **Balance delays:**  $r_1(c_1/2 + C_1) + t_1 = r_2(c_2/2 + C_2) + t_2$ .
- **Compute tapping points**  $x = \frac{(t_2 - t_1) + \alpha l \left( C_2 + \frac{\beta l}{2} \right)}{\alpha l (\beta l + C_1 + C_2)}$ ,  $\chi$  ( $\beta$ ): per unit values of resistance (capacitance);  $l$ : length of the wire;
- $r_1 = \alpha \chi l$ ,  $c_1 = \beta \chi l$ ;  $r_2 = \alpha(1 - \chi) l$ ,  $c_2 = \beta(1 - \chi) l$ .
- If  $x \notin [0, 1]$ , we need **snaking** to find the tapping point.
- Exp:  $\alpha = 0.1 \Omega/\text{unit}$ ,  $\beta = 0.2 F/\text{unit}$ . (Find tapping points  $E$  for  $A$  and  $B$ ,  $F$  for  $C$  and  $D$ , and  $G$  for  $E$  and  $F$ .)




Unit 7

NTUEE / Intro. EDA

47

## IR (Voltage) Drop

- Power consumption and rail parasitics cause actual supply voltage to be lower than ideal
  - Metal width tends to decrease with length increasing in nanometer design
- Effects of IR drop
  - Reducing voltage supply reduces circuit speed (5% IR drop => 15% delay increase)
  - Reduced noise margin may cause functional failures



Unit 7


NTUEE / Intro. EDA

48




## Power/Ground (P/G) Routing

- Are usually laid out entirely on metal layers for smaller parasitics.
- Two steps:
  1. **Construction of interconnection topology:** non-crossing power, ground trees.
  2. **Determination of wire widths:** prevent metal migration, keep voltage (IR) drop small, widen wires for more power-consuming modules and higher density current (1.5 mA per  $\mu m$  width for Al). (So area metric?)



grids



interdigitated trees

Unit 7

49