

Introduction to Electronic Design Automation (EDA)

教育部教改計畫 張耀文 等原著

Graduate Institute of Electronics Engineering
Department of Electrical Engineering
National Taiwan University
Taipei 106, Taiwan



Unit 1

NTUEE / Intro. EDA

1

Administrative Matters

- **Time/Location:** Monday 9:10-12:10pm; EE-II 146
- **Instructor:** Sao-Jie Chen, Chien-Mo Li
- **E-mail:** {csj, cmli}@cc.ee.ntu.edu.tw
- **URL:** <http://cc.ee.ntu.edu.tw/~eda/Course/IntroEDA>
- **Office:** EE-II 417; EE-II 339
- **Office Hours:** Contact Instructors
- **Teaching Assistants**
 - TBD
- **Prerequisites:** Computer Programming & logic design.
- **Required Text:** S. H. Gerez, *Algorithms for VLSI Design Automation*, John Wiley & Sons, 1999.
- **References:** Cormen, Leiserson, and Rivest, *Introduction to Algorithms*, 2nd Ed., McGraw Hill/MIT Press, 2001.
 - Other supplementary reading materials will be provided.

Unit 1

NTUEE / Intro. EDA

2

Grading Policy

- **Grading Policy:**
 - Homework assignments : 25%
 - Programming assignment: 25%
 - Midterm Exam: 20%
 - Final Exam: 30%
- **Homework:** 50% per day late penalty
 - Due dates on web
- **Academic Honesty:** Avoiding *cheating* at all cost.

Schedule (1)

Week	Date	Topic	Instructor
1	2/26	Introduction to VLSI Design	CM Li
2	3/5	Graph Theory	SJ Chen
3	3/12	Complexity & Optimization	SJ Chen
4	3/19	Placement & Partitioning	SJ Chen
5	3/26	Logic Synthesis	CM Li
6	4/2	Verification	CM Li
7	4/9	Floorplanning	SJ Chen
8	4/16	Midterm Exam	TA
9	4/23	Routing (I)	SJ Chen
10	4/30	Routing (II)	SJ Chen
11	5/7	Layout Compaction	SJ Chen
12	5/14	Simulation	CM Li
13	5/21	Testing (I)	CM Li
14	5/28	Testing (II)	CM Li
15	6/4	High-level Synthesis	CM Li
16	6/11	HW/SW Codesign	SJ Chen
17	6/18	No class	-
18	6/25	Final Exam	TA


Schedule (2)

	Assigned Date	Due Date	Topic	Instructor
HW# 1	3/5 (Week2)	3/19 (Week4)	Graph, Complexity, Optimization	Chen
HW# 2	3/26 (Week5)	4/9 (Week7)	Synthesis, Verification	Li
HW# 3	4/30 (Week10)	5/14 (Week12)	Physical Design	Chen
HW# 4	5/28 (Week14)	6/11 (week 16)	Simulation, Testing	Li
Prog #1	3/26 (Week5)	4/30 (Week10)	Synthesis, Verification	Li
Prog #2	4/30 (Week10)	6/4 (Week15)	Physical Design	Chen

- any change in due date will be posted on the web site.


Introduction

- Course contents:
 - Introduction to VLSI design flow/methodologies/styles
 - Introduction to VLSI design automation tools
 - Semiconductor technology roadmap
 - CMOS technology
- Readings
 - Chapters 1-2
 - Appendix A



Course Objectives

- Study techniques for electronic design automation (EDA), a.k.a. computer-aided design (CAD).
- Study IC technology evolution and their impacts on the development of EDA tools
- **Study problem-solving (-finding) techniques!!!**



Course Contents

- Introduction to VLSI design flow/styles/automation, technology roadmap, and CMOS Technology
- Algorithmic graph theory
- Computational Complexity and Optimization
- Physical design: partitioning, floorplanning, placement, routing, compaction, deep submicron effects
- Logic synthesis and verification
- (High Level Synthesis)
- Simulation
- Testing

Milestones for IC Industry

- **1947:** Bardeen, Brattain & Shockly invented the transistor, foundation of the IC industry.
- **1952:** SONY introduced the first transistor-based radio.
- **1958:** Kilby invented integrated circuits (ICs).
- **1965:** Moore's law.
- **1968:** Noyce and Moore founded Intel.
- **1970:** Intel introduced 1 K DRAM.




Vacuum tube

Unit 1




In 1956 John Bardeen, William Shockley and Walter Brattain shared the Nobel Prize in Physics for their discovery of the transistor.
Bardeen, Shockly, Brattain




First transistor

NTUEE / Intro. EDA



First IC by Noyce



First IC by Kilby


9

Milestones for IC Industry

- **1971:** Intel announced 4-bit 4004 microprocessors (2250 transistors).
- **1976/81:** Apple II/IBM PC (technology driver).
- **1984:** Xilinx invented FPGA's.
- **1985:** Intel began focusing on microprocessor products.
- **1987:** TSMC was founded (**fabless** IC design).
- **1991:** ARM introduced its first embeddable RISC IP core (**chipless** IC design).




Intel founders



4004



IBM PC




Unit 1

NTUEE / Intro. EDA


10

Milestones for IC Industry (Cont'd)


- **1996:** Samsung introduced IG DRAM.
- **1998:** IBM announces 1GHz experimental microprocessor.
- **1999/earlier:** **System-on-Chip (SoC)** applications.
- **2002/earlier:** **System-in-Package (SiP)** technology.
- An Intel P4 processor contains 42 million transistors (1 billion in 2005)
- Today, we produce > 30 million transistors per person (1 billion/person by 2008).




4GB DRAM (2001)



Pentium 4




Scanner-on-chip




SoC Architecture

- An SoC system typically consists of a collection of components/subsystems that are appropriately interconnected to perform specified functions for users.



IC Design & Manufacturing Process




Unit 1

NTUEE / Intro. EDA

13

From Wafer to Chip



Unit 1


NTUEE / Intro. EDA

14


Traditional VLSI Design Cycles

1. System specification
 2. Functional design
 3. Logic synthesis
 4. Circuit design
 5. Physical design and verification
 6. Fabrication
 7. Packaging
- Other tasks involved: testing, simulation, etc.
 - Design metrics: area, speed, power dissipation, noise, design time, testability, etc.
 - Design revolution: interconnect (not gate) delay dominates circuit performance in deep submicron era.
 - Interconnects are determined in physical design.
 - Shall consider interconnections in early design stages.

Traditional VLSI Design Cycle



Traditional VLSI Design Flow (Cont'd)




Design Actions

- **Synthesis:** increasing information about the design by providing more detail (e.g., logic synthesis, physical synthesis).
- **Analysis:** collecting information on the quality of the design (e.g., timing analysis).
- **Verification:** checking whether a synthesis step has left the specification intact (e.g., layout verification).
- **Optimization:** increasing the quality of the design by rearrangements in a given description (e.g., logic optimizer, timing optimizer).
- **Design Management:** storage of design data, cooperation between tools, design flow, etc. (e.g., database).

Design Issues and Tools

- System-level design
 - Partitioning into hardware and software, co-design, co-simulation, etc.
 - Cost estimation, design-space exploration
- Algorithmic-level design
 - Behavioral descriptions (e.g., in Verilog, VHDL)
 - High-level simulation
- From algorithms to hardware modules
 - High-level (or architectural) synthesis
- Logic design:
 - Schematic entry
 - Register-transfer level and logic synthesis
 - Gate-level simulation (functionality, power, etc.)
 - Timing analysis
 - Formal verification


Logic Design/Synthesis



- **Logic synthesis** programs transform Boolean expressions into logic gate networks in a particular library.
- Optimization goals: minimize area, delay, power, etc
- **Technology-independent** optimization: logic optimization
 - Optimizes Boolean expression equivalent.
- **Technology-dependent** optimization: **technology mapping/library binding**
 - Maps Boolean expressions into a particular cell library.

Logic Optimization Examples

- **Two-level:** minimize the # of product terms.
 - $F = \bar{x}_1\bar{x}_2\bar{x}_3 + \bar{x}_1\bar{x}_2x_3 + x_1\bar{x}_2\bar{x}_3 + x_1\bar{x}_2x_3 + x_1x_2\bar{x}_3 \Rightarrow F = \bar{x}_2 + x_1\bar{x}_3$.
- **Multi-level:** minimize the #'s of literals, variables.
 - E.g., equations are optimized using a smaller number of literals.



- Methods/CAD tools: Quine-McCluskey method (exponential-time exact algorithm), Espresso (heuristics for two-level logic), MIS (heuristics for multi-level logic), Synopsys, etc.

Design Issues and Tools (Cont'd)

- Transistor-level design
 - Switch-level simulation
 - Circuit simulation
- Physical (layout) design
 - Partitioning
 - Floorplanning and Placement
 - Routing
 - Layout editing and compaction
 - Design-rule checking
 - Layout extraction
- Design management
 - Data bases, frameworks, etc.
- **Silicon compilation:** *from algorithm to mask patterns*
 - The *idea* is approached more and more, but still far away from a single *push-button* operation

Circuit Simulation of a CMOS Inverter (0.6 μm)

```
M1 3 2 0 0 nch W=1.2u L=0.6u AS=2.16p PS=4.8u AD=2.16p PD=4.8u
M2 3 2 1 1 pch W=1.8u L=0.6u AS=3.24p PS=5.4u AD=3.24p PD=5.4u
CL 3 0 0.2pF
```

```
VDD 1 0 3.3
```

```
VIN 2 0 DC 0 PULSE (0 3.3 0ns 100ps 100ps 2.4ns 5ns)
```

```
.LIB '../mod_06' typical
```

```
.OPTION NOMOD POST INGOLD=2 NUMDGT=6 BRIEF
```




```
.DC VIN 0V 3.3V 0.001V
```

```
.PRINT DC V(3)
```

```
.TRAN 0.001N 5N
```

```
.PRINT TRAN V(2) V(3)
```

```
.END
```




Unit 1

NTUEE / Intro. EDA

23

Physical Design






- Physical design converts a circuit description into a geometric description.
- The description is used to manufacture a chip.
- Physical design cycle:
 - Logic partitioning
 - Floorplanning and placement
 - Routing
 - Compaction
- Others: circuit extraction, timing verification and design rule checking

Unit 1

NTUEE / Intro. EDA

24

Physical Design Flow




Unit 1

NTUEE / Intro. EDA


25

Floorplan Examples


PowerPC
604



Intel
Pentium 4



A floorplan
with
interconnections




Unit 1

NTUEE / Intro. EDA

26


Routing Example

- 0.18um technology, two layers, pitch = 1 um, 8109 nets.




Testing

- Goal of testing is to ensure defect-free products.
- Need high quality tests that can detect realistic defects
- Varieties of testing: functional testing, performance testing




IC Design Considerations



- Several conflicting considerations:
 - **Design Complexity:** large number of devices/transistors
 - **Performance:** optimization requirements for high performance
 - **Time-to-market:** about a 15% gain for early birds
 - **Cost:** die area, packaging, testing, etc.
 - Others: power, signal integrity (noise, etc.), testability, reliability, manufacturability, etc.

“Moore’s” Law: Driving Technology Advances

- Logic capacity doubles per IC at a regular interval.
- Moore: Logic capacity doubles per IC every two years (1975).
- D. House: Computer performance doubles every 18 months (1975)



Technology Roadmap for Semiconductors

Year	1997	1999	2002	2005	2008	2011	2014
Technology node (nm)	250	180	130	100	70	50	35
On-chip local clock (GHz)	0.75	1.25	2.1	3.5	6.0	10	16.9
Microprocessor chip size (mm ²)	300	340	430	520	620	750	901
Microprocessor transistors/chip	11M	21M	76M	200M	520M	1.40B	3.62B
Microprocessor cost/transistor (×10 ⁻⁸ USD)	3000	1735	580	255	110	49	22
DRAM bits per chip	256M	1G	4G	16G	64G	256G	1T
Wiring level	6	6-7	7	7-8	8-9	9	10
Supply voltage (V)	1.8-2.5	1.5-1.8	1.2-1.5	0.9-1.2	0.6-0.9	0.5-0.6	0.37-0.42
Power (W)	70	90	130	160	170	175	183

- Source: International Technology Roadmap for Semiconductors (ITRS), Nov. 2001. <http://www.itrs.net/ntrs/pubIntrs.nsf>.
- Deep submicron technology: node (feature size) < 0.25 μm .
- Nanometer Technology: node < 0.1 μm .

ITRS 2004 Technology Roadmap

Year of Production	2003	2004	2005	2006	2007	2008	2009
Technology Node		hp90			hp65		
DRAM ½ Pitch (nm)	100	90	80	70	65	57	50
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)	120	107	95	85	76	67	60
MPU/ASIC ½ Pitch (nm) (Un-contacted Poly)	107	90	80	70	65	57	50
MPU Printed Gate Length (nm) ††	65	53	45	40	35	32	28
MPU Physical Gate Length (nm)	45	37	32	28	25	22	20
SRAM Cell (6-transistor) Area factor ++	120.3	117.8	115.6	113.7	111.9	110.4	109
Logic Gate (4-transistor) Area factor ++	320	320	320	320	320	320	320
SRAM Cell (6-transistor) Area efficiency ++	0.63	0.63	0.63	0.63	0.63	0.63	0.63
Logic Gate (4-transistor) Area efficiency ++	0.50	0.50	0.50	0.50	0.50	0.50	0.50
NEW SRAM Cell (6-transistor) Area ++	1.23	0.95	0.74	0.58	0.45	0.35	0.28
SRAM Cell (6-transistor) Area w/overhead ++	2.0	1.5	1.2	0.93	0.73	0.57	0.45
NEW Logic Gate (4-transistor) Area ++	3.27	2.59	2.06	1.63	1.30	1.03	0.82
Logic Gate (4-transistor) Area w/overhead ++	6.5	5.2	4.1	3.3	2.6	2.1	1.6
Transistor density SRAM (Mtransistors/cm ²)	305	393	504	646	827	1,057	1,348
Transistor density logic (Mtransistors/cm ²)	61	77	97	122	154	194	245
Generation at introduction *	--	p07c	--	--	p10c	--	--
WAS Functions per chip at introduction (million transistors [Mtransistors])	180	226	285	360	453	571	719
IS Functions per chip at introduction (million transistors [Mtransistors])	307	386	487	614	773	974	1227
Chip size at introduction (mm ²) ‡	280	280	280	280	280	280	280
Cost performance MPU (Mtransistors/cm ² at introduction) (including on-chip SRAM) ‡	110	138	174	219	276	348	438
Generation at production *	--	p04c	--	--	p07c	--	--
Functions per chip at production (million transistors [Mtransistors])	153	193	243	307	386	487	614
Chip size at production (mm ²) §§	140	140	140	140	140	140	140
Cost performance MPU (Mtransistors/cm ² at production, including on-chip SRAM) ‡	110	138	174	219	276	348	438

ITRS 2004 Technology Roadmap (cont'd)



	Year of Production	2010	2011	2012	2013	2014	2015	2016	2017	2018
	Technology Node	hp45			hp32			hp22		
WAS	DRAM ½ Pitch (nm)	45		35	32		25	22		18
IS	DRAM ½ Pitch (nm)	45	<u>40</u>	35	32	<u>28</u>	25	22	<u>20</u>	18
WAS	Generation at introduction *	p13c		--	p16c		--	p19c		--
IS	Generation at introduction *	p13c	--	--	p16c	--	--	p19c	--	--
WAS	Functions per chip at introduction (million transistors [Mtransistors])	1,546		2,454	3,092		4,908	6,184		9,816
IS	Functions per chip at introduction (million transistors [Mtransistors])	<u>1,546</u>	<u>1,948</u>	<u>2,454</u>	<u>3,092</u>	<u>3,896</u>	<u>4,908</u>	<u>6,184</u>	<u>7,791</u>	<u>9,816</u>
WAS	Chip size at introduction (mm ²) ‡	280		280	280		280	280		280
IS	Chip size at introduction (mm ²) ‡	280	<u>280</u>	280	280	<u>280</u>	280	280	<u>280</u>	280
WAS	Cost performance MPU (Mtransistors/cm ² at introduction) (including on-chip SRAM) ‡	552		876	1,104		1,753	2,209		3,506
IS	Cost performance MPU (Mtransistors/cm ² at introduction) (including on-chip SRAM) ‡	552	<u>696</u>	876	1,104	<u>1,391</u>	1,753	2,209	<u>2,783</u>	3,506
WAS	Generation at production *	p10c		--	p13c		--	p16c		--
IS	Generation at production *	p10c	--	--	p13c	--	--	p16c	--	--
WAS	Functions per chip at production (million transistors [Mtransistors])	773		1,227	1,546		2,454	3,092		4,908
IS	Functions per chip at production (million transistors [Mtransistors])	773	<u>974</u>	1,227	1,546	<u>1,948</u>	2,454	3,092	<u>3,896</u>	4,908
WAS	Chip size at production (mm ²) §§	140		140	140		140	140		140
IS	Chip size at production (mm ²) §§	140	<u>140</u>	140	140	<u>140</u>	140	140	<u>140</u>	140
WAS	Cost performance MPU (Mtransistors/cm ² at production, including on-chip SRAM) ‡	552		876	1,104		1,753	2,209		3,506
IS	Cost performance MPU (Mtransistors/cm ² at production, including on-chip SRAM) ‡	552	<u>696</u>	876	1,104	<u>1,391</u>	1,753	2,209	<u>2,783</u>	3,506

Unit 1

NTUEE / Intro. EDA

33

Design Complexity Increases Dramatically!!




Unit 1

NTUEE / Intro. EDA

34

Power Is Another Big Problem!!

- Power density increases exponentially!




Fred Pollack, "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies," 1999 Micro32 Conference keynote. Courtesy Avi Mendelson, Intel.

Unit 1


NTUEE / Intro. EDA

35

Interconnect Dominates Circuit Performance!!



In $\leq 0.18 \mu m$ wire-to-wire capacitance dominates ($C_W \gg C_S$)




Unit 1

NTUEE / Intro. EDA

36

Lithography Process




Unit 1

NTUEE / Intro. EDA

37

Sub-wavelength Lithography Causes Problems!!




Unit 1

NTUEE / Intro. EDA

38


Design Productivity Crisis



- Human factors may limit design more than technology.
- Keys to solve the productivity crisis: **CAD (tool & methodology)**, hierarchical design, abstraction, IP reuse, platform-based design, etc.


Hierarchical Design

- **Hierarchy**: something is composed of simpler things.
- Design cannot be done in one step \Rightarrow partition the design hierarchically.



Abstraction

- **Abstraction:** when looking at a certain level, you don't need to know all details of the lower levels.




- Design domains:
 - Behavioral: black box view
 - Structural: interconnection of subblocks
 - Physical: layout properties
- Each design domain has its own hierarchy.

Three Design Views


Behavior

```
module add4 (s, c4, ci, a, b);
  input [3:0] a, b;
  input ci;
  output [3:0] s;
  output c4;
  wire [2:0] co;
  add f0 (co[0], s[0], a[0], b[0], ci);
  add f1 (co[1], s[1], a[1], b[1], co[0]);
  add f2 (co[2], s[2], a[2], b[2], co[1]);
  add f3 (c4, s[3], a[3], b[3], co[2]);
endmodule
```


Structural




Physical



Gajski's Y-Chart




Top-Down Structural Design





Design Styles

- Specific design styles shall require specific CAD tools




SSI/SPLD Design Style




Full Custom Design Style

- Designers can control the shape of all mask patterns.
- Designers can specify the design up to the level of individual transistors.




Standard Cell Design Style

- Selects pre-designed cells (of the same height) to implement logic
- Over-the-cell routing is pervasive in modern designs




Standard Cell Example



Courtesy of Newton/Pister, UC-Berkeley


Gate Array Design Style

- Prefabricates a transistor array
- Needs wiring customization to implement logic



FPGA Design Style


- Logic and interconnects are both prefabricated.
- Illustrated by a symmetric array-based FPGA



Unit 1


51

Array-Based FPGA Example



Lucent Technologies 15K ORCA FPGA, 1995

- 0.5 μm 3LM CMOS
- 2.45 M Transistors
- 1600 Flip-flops
- 25K bit user RAM
- 320 I/Os




Fujitsu's non-volatile Dynamically Programmable Gate Array (DPGA), 2002

Unit 1

52

FPGA Design Process

- Illustrated by a symmetric array-based FPGA
- No fabrication is needed



Comparisons of Design Styles


	Full custom	Standard cell	Gate array	FPGA	SPLD
Cell size	variable	fixed height*	fixed	fixed	fixed
Cell type	variable	variable	fixed	programmable	programmable
Cell placement	variable	in row	fixed	fixed	fixed
Interconnections	variable	variable	variable	programmable	programmable

* Uneven height cells are also used.

	Full custom	Standard cell	Gate array	FPGA	SPLD
Fabrication time	---	--	+	+++	++
Packing density	+++	++	+	--	---
Unit cost in large quantity	+++	++	+	--	-
Unit cost in small quantity	---	--	+	+++	++
Easy design and simulation	---	--	-	++	+
Easy design change	---	--	-	++	++
Accuracy of timing simulation	-	-	-	+	++
Chip speed	+++	++	+	-	--


+ desirable; - not desirable

Design Style Trade-offs




The Structured ASIC Is Coming!

- A structured ASIC consists of predefined metal and via layers, as well as a few of them for customization.
- The predefined layers support power distribution and local communications among the building blocks of the device.
- Advantages: fewer masks (lower cost); easier physical extraction and analysis.




A structured ASIC (M5 & M6 can be customized)




Faraday's 3MPCA structured ASIC (M4--M6 can be customized)

MOS Transistors




The pMOS switch passes signal "1" well.




The nMOS switch passes signal "0" well.

Complementary MOS (CMOS)


- The most popular VLSI technology (vs. BiCMOS, nMOS).
- CMOS uses both *n*-channel and *p*-channel transistors.
- Advantages: lower power dissipation, higher regularity, more reliable performance, higher noise margin, larger fanout, etc.
- Each type of transistor must sit in a material of the complementary type (the reverse-biased diodes prevent unwanted current flow).



A CMOS Inverter




CMOS Inverter Structure




A CMOS inverter.

A CMOS NAND Gate




in1 in2 out


A	B	C
0	0	1
0	1	1
1	0	1
1	1	0



A CMOS NOR Gate



A	B	C
0	0	1
0	1	0
1	0	0
1	1	0




Basic CMOS Logic Library

Name	Distinctive shape	Algebraic equation	Cost (# of transistors)	Scaled gate delay (ps)
AND		$F=XY$	6	24
OR		$F=X+Y$	6	24
NOT (inverter/repeater)		$F=\overline{X}$	2	10
Buffer (driver/repeater)		$F=X$	4	20
NAND		$F=\overline{XY}$	4	14
NOR		$F=\overline{X+Y}$	4	14
Exclusive-OR (XOR)		$F=X\overline{Y}+\overline{X}Y$ $=X\oplus Y$	14	42


Construction of Compound Gates

- Example: $F = \overline{A \cdot B + C \cdot D}$.
- Step 1 (**n**-network): **Invert** F to derive n -network ($\overline{F} = A \cdot B + C \cdot D$)
- Step 2 (**n**-network): Make connections of transistors:
 - AND \Leftrightarrow Series connection
 - OR \Leftrightarrow Parallel connection




Construction of Compound Gates (cont'd)

- Step 3 (**p**-network): Expand F to derive p -network
 - $(F = \overline{AB + CD} = \overline{AB} \cdot \overline{CD} = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D}))$
 - each input is inverted**
- Step 4 (**p**-network): Make connections of transistors (same as Step 2).
- Step 5: Connect the n -network to GND (typically, 0V) and the p -network to VDD (5V, 3.3V, or 2.5V, etc).



A Complex CMOS Gate

- The functions realized by the n and p networks must be complementary, and one of the networks must conduct for every input combination.
- Duality is not necessary.




CMOS Properties

- There is always a path from one supply (VDD or GND) to the output.
- There is never a path from one supply to the other. (This is the basis for the low power dissipation in CMOS-- virtually no static power dissipation.)
- There is a momentary drain of current (and thus power consumption) when the gate switches from one state to another.
 - Thus, CMOS circuits have dynamic power dissipation.
 - The amount of power depends on the switching frequency.

Stick Diagram

- Intermediate representation between the transistor level and the mask (layout) level.
- Gives topological information (identifies different layers and their relationship)
- Assumes that wires have no width.
- Possible to translate stick diagram automatically to layout with correct **design rules**.



Stick Diagram (cont'd)


- When the same materials (on the same layer) touch or cross, they are connected and belong to the same electrical node.



- When **polysilicon** crosses N or P **diffusion**, an N or P transistor is formed.
 - Polysilicon is drawn on top of diffusion.
 - Diffusion must be drawn connecting the source and the drain.
 - Gate is automatically self-aligned during fabrication.



- When a metal line needs to be connected to one of the other three conductors, a **contact** cut (**via**) is required.




Unit 1

NTUEE / Intro. EDA


69

CMOS Inverter Stick Diagrams

- Basic layout



- More area efficient layout




Unit 1

NTUEE / Intro. EDA

70


CMOS NAND/NOR Stick Diagrams



Design Rules

- Layout rules are used for preparing the masks for fabrication.
- Fabrication processes have inherent limitations in accuracy.
- Design rules specify geometry of masks to optimize yield and reliability (trade-offs: area, yield, reliability).
- Three major rules:
 - **Wire width:** Minimum dimension associated with a given feature.
 - **Wire separation:** Allowable separation.
 - **Contact:** overlap rules.
- Two major approaches:
 - “**Micron**” rules: stated at micron resolution.
 - **λ rules:** simplified micron rules with limited **scaling** attributes.
- λ may be viewed as the size of minimum feature.
- Design rules represent a tolerance which insures very high probability of correct fabrication (not a hard boundary between correct and incorrect fabrication).
- Design rules are determined by experience.

Example CMOS Design Rules



MOSIS Layout Design Rules

- MOSIS design rules (SCMOS rules) are available at <http://www.mosis.org>.
- 3 basic design rules: wire width, wire separation, contact rule.
- MOSIS design rule examples

R1	Min active area width	3λ
R3	Min poly width	2λ
R4	Min poly spacing	2λ
R5	Min gate extension of poly over active	2λ
R8	Min metal width	3λ
R9	Min metal spacing	3λ
R10	Poly contact size	2λ
R11	Min poly contact spacing	2λ

Important EDA Related Conferences/Journals

- Important Conferences:
 - **IEEE/ACM Int'l Conference on Computer-Aided Design (ICCAD)**
 - **ACM/IEEE Design Automation Conference (DAC)**
 - ACM/IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC)
 - ACM/IEEE Design, Automation, and Test in Europe (DATE)
 - **ACM Int'l Symposium on Physical Design (ISPD)**
 - **IEEE Int'l Test Conference (ITC)**
 - IEEE VLSI Test Symposium (VTS)
 - IEEE Int'l Conference on Computer Design (ICCD)
 - IEEE Int'l Symposium on Circuits and Systems (ISCAS)
 - Others: IEEE VLSI-DAT (Taiwan), VLSI Design/CAD Symposium/Taiwan
- Important Journals:
 - **IEEE Transactions on Computer-Aided Design (TCAD)**
 - **ACM Transactions on Design Automation of Electronic Systems (TODAES)**
 - **IEEE Transactions on VLSI Systems (TVLSI)**
 - **IEEE Transactions on Computers (TC)**
 - IEE Proceedings – Circuits, Devices and Systems
 - IEE Proceedings – Digital Systems
 - INTEGRATION: The VLSI Journal