



Power IC

Design and Simulation Tool Setup


outline

- Welcome to IC Design Lab
- Hspice
- Cadence IC

Welcome to IC Design Lab


- Lab 23 I
- <http://cad.ee.ntu.edu.tw>
- Create an [account](#)
- Setup Putty
- X-win
- Setup the design tool environment

Setup Putty(I)



Setup PuTTY(II)

Step 3



Step 4

Step 5

Hspice

- Tool setup
 - Hspice simulator
 - AvanWaves Debugger
 - Source `/usr/cad/synopsys/CIC/hspice.csh`
- Include .18 Virtual Library
 - Virtual Library path
`/home/raid1_1/cic/Virtual_018_CMOS/model/`
 - `.lib './cic018.l' tt`
 - 0.18um CMOS design kit
 - `.lib './rf018.l' tt`

Hspice – simple example

```
*inverter
```

Include library



```
.protect
```

```
.lib '/home/raid1_1/cic/Virtual_018_CMOS/model/cic018.' tt
```

```
.unprotect
```

```
Mn vout vin 0 0 N_18 w=1u l=1u m=1
```

```
Mp vout vin VDD VDD P_18 w=1u l=1u m=1
```

```
Vdd VDD 0 PWL (0 0 10U 1.8V)
```

```
VIN VIN 0 PULSE(0 1.8 0 10N 10N 10U 20U)
```

```
.TRAN 10N 100U
```

```
.op
```

```
.option post
```

```
.END
```

Run - Simulation

- hspice xxx.sp

```
cad24:/home/raid1_2/userd/f94068/poweric
File Edit View Window Help
Quick Connect Profiles
setup          0.00
output        0.00
total cpu time      0.14 seconds
job started at 10:05:26 11/15/2007
job ended   at 10:05:27 11/15/2007

>info: ***** hspice job concluded
Init: hspice initialization file: /usr/cad/synopsys/hspice/cur/hspice/hspice.ini
lic: Release hspice token(s)

real      0.5
user      0.1
sys       0.0
HSPICE job test.sp completed.
Thu Nov 15 10:05:27 CST 2007
cad24:/home/raid1_2/userd/f94068/poweric% hspice test.sp
```



Connected to cad24.ee.ntu.edu.tw

SSH2 - aes128-cbc - hmac-md5 - none 82x17 NUM

Run - Debug


Step 1

- awaves &




Step 1

Run - Debug




Step 2




Cadence IC

- Tool setup
 - Source `/usr/cadence/IC/CIC/ic.csh`
- 0.18um CMOS design kit
- icfb &




Cadence IC

Step 1



Step 2




Step 3

Cadence IC




Step 1



Step 2


Cadence IC





Cadence IC

Design
check

Add Instance



Cadence IC




analogLib


tsmc18rf

Cadence IC

Analog Environment



Cadence IC



Cadence IC

Virtuoso?Analog Design Environment (1)

Status: Ready T=27 C Simulator: spectre 4

Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design

Library poweric_test
Cell inv
View schematic

Analyses

| # | Type | Arguments..... | Enable |
|---|------|----------------|--------|
| 1 | tran | 0 20u | yes |

Design Variables

| # | Name | Value |
|---|------|-------|
|---|------|-------|


Outputs

| # | Name/Signal/Expr | Value | Plot | Save | March |
|---|------------------|-------|------|------|-------|
| 1 | net1 | yes | all | v | no |
| 2 | output | yes | all | v | no |

Plotting mode: Replace

run

Cadence IC





Midterm Presentation List