

國立台灣大學 系統晶片中心

培訓課程規劃表

課程名稱（中文／英文）：

高速連續漸進式類比／數位轉換器設計

High-Speed SAR ADC Design

演講者： 陳信樹 教授

時數（hr）： 3

摘要：

Architecture and speed bottleneck of SAR (Successive Approximation Register) ADC (Analog to Digital Converter) will be introduced. Design considerations on the key building blocks, DAC, comparator and SAR logic, would be discussed. Practical high-speed CMOS circuit design examples will be given.

大綱：

- Introduction to SAR ADC
- DAC
 - Capacitor Matching
 - Settling Time
 - Average Switching Energy
 - S/H or DAC Sampling
- Comparator
 - Offset/Noise
 - Comparison Time
 - Asynchronous
- SAR Logic
- Error Correction / Redundancy
- Speed Bottleneck of SAR ADC and High-Speed Techniques
- Design Example

所須背景知識：

Microelectronics、Analog IC design

建議參加對象：

IC 設計工程師、CAD 工程師、研究生