# **Computer-Aided VLSI System Design**

DFT Compiler Lab: Insert Scan Chain

# **Objectives:**

In this lab, you will learn:

How to insert scan chain into a synthesized gate level design

# Download Files from ~cvsd/CUR/Testing/DFT

- 1. Create a work directory and copy the lab files into it.
- 2. check if you have these files:

Filename	Description
ALU_syn.v	Synthesized gate level Verilog netlist for the simple ALU
	(no scan chain yet)
.synopsys_dc.setup	Synopsys Design Compiler setup file, which defines
	search paths, library name, etc.
constraints.tcl	The constraints that are used in the synthesis lab.
dft.tcl	Reference script in this lab.

3. Check the contents of these files.

# Environment Setup

## source /usr/cad/synopsys/CIC/synthesis.csh

# Invoke DftCompiler

Dft Compiler is actually embedded in the Design Compiler.

To invoke Dft Compiler, you can do either one

dc\_shell (command mode)

dv & (GUI mode)

I encourage everybody to use command mode because:

a. command mode helps you to keep a record of what you have done.

b. command mode runs more efficiently than GUI mode.

c. command mode helps you to lookup the manual/reference quickly. In spite of the above advantages, command mode sometimes is not as good as GUI mode in terms of debugging the schematic problem. We will use command mode throughout this Lab. You are welcome to try the GUI mode by yourself.

NOTE: maybe you see some error message like "Error: current design not defined." just ignore it for now.

## **STEP 1: Read Input Files**

 Please check there is no error message when starting the "dc\_shell". If there are errors in the windows, please check the .synopsys\_dc.setup. Type either one of these lines to read your gate level netlist (The circuit after synthesis).

read\_verilog ALU\_syn.v read\_file ALU\_syn.v -format verilog

- Set the working design to you top design. In this case, set ALU as the working design.
   current design ALU
- Resolve the design references and check if there is any errors.
   link
   check\_design
- 4. Set the design constraints and check if the designs have any violations. The constraints.tcl is based on the constraints that you used in the synthesis lab.

source constraints.tcl report\_constraint -all\_violators

5. To obtain a timing/area/power report of your original design, type (where ALU is your top design)

report\_area > ALU\_syn.area\_rpt report\_timing > ALU\_syn.timing\_rpt report\_power > ALU\_syn.power\_rpt

## **STEP 2: Select scan style**

Define the default scan style for the insert\_dft command if a scan style is not specified with the set\_scan\_style command. This variable must identify one of the following supported scan styles: multiplexed\_flip\_flop, clocked\_scan, lssd, aux\_clock\_lssd, combinational, or none. You can skip this step because the default is multiplexed\_flip\_flop.

## set test\_default\_scan\_style multiplexed\_flip\_flop

## STEP 3: Set ATE configuration and create test protocol

The timing of the test clock is based on the test\_default\_period, test\_default\_delay, test\_default\_strobe, and test\_default\_strobe\_width variables.

set test\_default\_delay 0 set test\_default\_bidir\_delay 0 set test\_default\_strobe 40 set test\_default\_period 100

To create a test protocol for a non-scan design, you can just type

## create\_test\_protocol -infer\_asynch -infer\_clock

infers When -infer asynch is specified, create test protocol asynchronous set and reset signals in the design, and places them at off When -infer clock is state during scan shifting. specified. create\_test\_protocol infers test clock pins from the design, and pulses them during scan shifting.

(Optional) In this lab, DFT compiler can identify your clock and asynchronous reset automatically. Instead of automatic identification, you can also specify these signals by the set\_dft\_signal command. For example:

set\_dft\_signal -view existing\_dft -type ScanClock -port clk \
 -timing [list 45 55]
set\_dft\_signal -view existing\_dft -type reset -port reset \
 -active\_state 0
create\_test\_protocol

## **STEP 4: Pre-scan Check**

Check if there is any design constraint violations before scan insertion. report\_constraint -all\_violators

Perform pre-scan test design rule checking. dft\_drc

 Question 1: How many scan cells do you have?

 Question 2: How many rule violation do you have?

Note: If there were violations, you should stop to fix your code.

## **STEP 5: Scan specification**

This step tells the Dft Compiler how many scan chains you want. You can also specify the names of scan related pins (scan\_enable, scan\_in, scan\_out). We will let Dft Compiler to choose the pin names for us.

## set\_scan\_configuration -chain\_count 1

## STEP 6: Scan preview

This step checks your scan specification for consistency. Please type **preview\_dft** Question 1: How many scan chains will you have? \_\_\_\_\_ Question 2: What are their pin names?

## **STEP 7: scan chain synthesis**

Stitch your scan cells into a chain. And do some more optimizations. insert\_dft

## **STEP8: Post-scan check**

Check if there is any design constraint violations after scan insertion. report\_constraint -all\_violators

Perform post-scan test design rule checking. dft drc

## STEP 9: Reports

Report the scan cells and the scan paths report\_scan\_path -view existing -chain all > ALU\_syn\_dft.scan\_path report\_scan\_path -view existing -cell all > ALU\_syn\_dft.scan\_cell

To obtain a timing/area report of your scan\_inserted design, type report\_area > ALU\_syn\_dft.area\_rpt report\_timing > ALU\_syn\_dft.timing\_rpt report\_power > ALU\_syn\_dft.power\_rpt

Examine the report files of our scan\_inserted design. Compare these reports with those of the non-scan design. Question 1: How much is the area overhead of scan? \_\_\_\_% Question 2: How much is the timing overhead of scan? %

## STEP 10: Write out files

Write test protocol for later usage in the ATPG lab. write\_test\_protocol -output ALU\_syn\_dft.spf

To output our scan-inserted netlist, type write -hierarchy -format verilog -output ALU\_syn\_dft.v write -hierarchy -format ddc -output ALU\_syn\_dft.ddc

The sdf (standard delay format) file is for timing analysis. Our next tool, Primetime, will need this file.

## write\_sdf -version 2.1 -context verilog ALU\_syn\_dft.sdf

Questions/Comments: Check your Verilog netlist.

- 1. What type of DFF before dft\_compiler? \_\_\_\_\_
- What type of DFF after dft\_compiler? \_\_\_\_\_
- 3. Which two pins did dft\_compiler add? \_\_\_\_\_ and \_\_\_\_\_
- 4. Where is scan ouput pin? \_\_\_\_\_

dft\_compiler share the scan\_output pin with the functional output pin, so there is NO dedicated scan output pin. This is done for saving the number of pins. If you want dft\_compiler to create a dedicate scan out pin, use this command before you insert the scan chain.

set\_scan\_configuration -create\_dedicated\_scan\_out\_ports true
We do not do this in this lab.

## **Checkpoints:**

Please check with TAs before leaving this lab to make sure the following goals are accomplished and to get credits.

- 1. Show your DFT results without any DRC violations.
- 2. Answer the questions in this lab.

## END of LAB

NTU GIEE

Creator:

- 1<sup>st</sup> Edition: Chien-Mo Li, 2002
- 2<sup>nd</sup> Edition: Yu-Lin Chang, 2004
- 3<sup>rd</sup> Edition: Jui-Hsin Lai(Larry), 2008
- 4<sup>th</sup> Edition: Bing-Chuan Bai, 2010
- 5<sup>th</sup> Edition: Bing-Chuan Bai, 2011