# Logic Synthesis & Verification, Fall 2012

National Taiwan University

### Programming Assignment 2

Due on 2012/12/12 before lecture

## 1 [Programming ABC]

#### Programming task:

Please write a procedure in the ABC environment to print the don't care statistics of a given strashed circuit with the following instructions.

- 1. Name the command  ${\tt print\_sdc}.$
- 2. Write your program in abc.c starting with a new function named Abc\_CommandPrintSDC.
- 3. Use SAT-based computation to determine, for each (AIG) node, which of the input patterns  $\{00,01,10,11\}$  can never occur. Please take into account the polarity of each AND gate. For example, consider an AIG node c with two inputs from nodes a and b. Suppose the second input of c is inverted, and nodes a and b can never be 1 at the same time. Then pattern 10 is a don't care pattern for the inputs of node c.

#### Programming help:

One simple implementation may proceed in the following steps: 1) strash the current network into an AIG, 2) convert the AIG into CNF<sup>1</sup>, and 3) enumerate through every node of the AIG and test its four input combinations by adding their corresponding unit assumptions<sup>2</sup> upon SAT solving<sup>3</sup>.

#### Items to turn in:

- (1) Your new file abc.c
- (2) A brief description about your implementation, where any effort to enhance computation efficiency should be highlighted. (A 10% bonus credit will be given to efficient implementations.)
- (3) A screenshot of ABC running your new command "print\_sdc" on example s444.blif.

<sup>&</sup>lt;sup>1</sup> Procedure Cnf\_DeriveSimple is recommended for circuit to CNF conversion (easier to understand).

<sup>&</sup>lt;sup>2</sup> Unit assumptions can be added in the second and third arguments of sat\_solver\_solve for incremental SAT solving.

<sup>&</sup>lt;sup>3</sup> Procedure Abc\_NtkDSat in src/base/abci/abcDar.c shows an example of SAT solver usage.