

Switching Circuits & Logic Design



Jie-Hong Roland Jiang
江介宏



Department of Electrical Engineering
National Taiwan University



Fall 2013

1

§9 Multiplexers, Decoders, and Programmable Logic Devices



Outline

- ❑ Introduction
- ❑ Multiplexers
- ❑ Three-state buffers
- ❑ Decoders and encoders
- ❑ Read-only memories
- ❑ Programmable logic devices
- ❑ Decomposition of switching functions

3

Introduction

- ❑ Building blocks of logic design
 - Gates
 - More complex integrated circuits
 - ❑ Multiplexers, decoders, encoders, 3-state buffers, ROMs, PLAs, PAL, CPLDs, FPGAs, etc.
- ❑ Integrated circuits
 - Small-scale integration (SSI)
 - ❑ Roughly 1~10 gates
 - ❑ NAND, NOR, AND, OR, inverters, flip-flops
 - Medium-scale integration (MSI)
 - ❑ Roughly 10~100 gates
 - ❑ Adders, multiplexers, decoders, registers, counters
 - Large-scale integration (LSI)
 - ❑ Roughly 100~1000 gates
 - ❑ Memories, microprocessors
 - Very-large-scale integration (VLSI)
 - ❑ Roughly 1000+ gates




4

Multiplexers


□ Multiplexer (data selector, MUX)

- Select one of the data inputs and connect it to the output terminal




5

Multiplexers



$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$




$$\begin{aligned} Z = & A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 \\ & + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7 \end{aligned}$$

6

Multiplexers

- 4-to-1 MUX realization using 2-to-1 MUXEs

$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$




We will learn later how to realize any Boolean function with MUXEs
(Shannon expansion)

7

Multiplexers

- 4-to-1 MUX realization using two-level AND-OR logic


$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$



8

Multiplexers

□ General 2^n -to-1 MUX



$$Z = \sum_{k=0}^{2^n-1} m_k I_k$$



9

Multiplexers

□ Multi-bit data selection

$$Z = \begin{cases} X & \text{when } A = 0 \\ Y & \text{when } A = 1 \end{cases}$$


X, Y are multi-bit words



10

Buffers


- Logic gates have limited driving capability
 - Gate output can only drive a limited number of other gate inputs without degrading circuit performance
 - Buffers** can be inserted to increase the driving capability of a gate output



11

Buffers


- Multi-stage buffer insertion for high fan-out gates
 - Amortize capacitive loads



12

Three-State Buffers

- Direct connection of two or more gate outputs together is dangerous
 - Use of **three-state (tri-state) buffers** permits the connection



$$C = \begin{cases} A, & \text{when } B = 1 \\ \text{Hi-Z}, & \text{when } B = 0 \end{cases}$$

13

Three-State Buffers

- Four kinds of three-state buffers




| B | A | C | B | A | C | B | A | C | B | A | C |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | Z | 0 | 0 | Z | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | Z | 0 | 1 | Z | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Z | 1 | 0 | Z |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | Z | 1 | 1 | Z |

14

Three-State Buffers

- Data selection using three-state buffers




Are the set of three-state buffers functionally complete?

15

Three-State Buffers

- Circuit with two three-state buffers



| F | S2 |
|----|---------|
| S1 | X 0 1 Z |
| X | X X X X |
| 0 | X 0 X 0 |
| 1 | X X 1 1 |
| Z | X 0 1 Z |


16

Three-State Buffers Applications

- Data selection using tri-state buffers (alternative to MUXes)

Example

- Data communication over a shared channel (**bus**)




Only one of {EnA, EnB, EnC, EnD} is active,
i.e., they are mutually exclusive

17

Three-State Buffers Applications

- Integrated circuit with bi-directional input/output pin
 - **Bi-directional I/O pin** can be used as an input pin and as an output pin, but not both at the same time




18

Decoders and Encoders

Decoders

□ 3-to-8 line decoder

- Exactly one output line will be 1 for each combination of input values




19

Decoders and Encoders


Decoders

□ 4-to-10 decoder with inverted outputs (indicated by circles)

- Exactly one output line will be 0 for each combination of input values



Logic diagram



Truth table

| BCD input | Decimal Output |
|-----------|-----------------------|
| A B C D | 0 1 2 3 4 5 6 7 8 9 |
| 0 0 0 0 | 0 1 1 1 1 1 1 1 1 1 |
| 0 0 0 1 | 1 0 1 1 1 1 1 1 1 1 |
| 0 0 1 0 | 1 1 0 1 1 1 1 1 1 1 |
| 0 0 1 1 | 1 1 1 0 1 1 1 1 1 1 |
| 0 1 0 0 | 1 1 1 1 0 1 1 1 1 1 |
| 0 1 0 1 | 1 1 1 1 1 0 1 1 1 1 |
| 0 1 1 0 | 1 1 1 1 1 1 0 1 1 1 |
| 0 1 1 1 | 1 1 1 1 1 1 1 1 0 1 1 |
| 1 0 0 0 | 1 1 1 1 1 1 1 1 1 0 1 |
| 1 0 0 1 | 1 1 1 1 1 1 1 1 1 1 0 |
| 1 0 1 0 | 1 1 1 1 1 1 1 1 1 1 1 |
| 1 0 1 1 | 1 1 1 1 1 1 1 1 1 1 1 |
| 1 1 0 0 | 1 1 1 1 1 1 1 1 1 1 1 |
| 1 1 0 1 | 1 1 1 1 1 1 1 1 1 1 1 |
| 1 1 1 0 | 1 1 1 1 1 1 1 1 1 1 1 |
| 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 |

20

Decoders and Encoders

Decoders

- n-to- 2^n line decoder generates all 2^n minterms (or maxterms) of the n input variables

- The outputs are defined by the equations

$$y_i = m_i, \quad \text{for } i = 0, \dots, 2^n-1 \text{ (noninverted outputs)}$$


$$y_i = m_i' = M_i, \quad \text{for } i = 0, \dots, 2^n-1 \text{ (inverted outputs)}$$

- Can be used for function construction

Example

$$f_1(a,b,c,d) = m_1 + m_2 + m_4 = (m_1'm_2'm_4')'$$

$$f_2(a,b,c,d) = m_4 + m_7 + m_9 = (m_4'm_7'm_9')'$$



Note that m_i' with $i \geq 10$ is not available in the 4-to-10 line decoder

21

Decoders and Encoders


Encoders

- An encoder performs the inverse function of a decoder

- 8-to-3 priority encoder

- If input y_i is 1 with $y_j = 0$ for all $j > i$, then the outputs (a,b,c) represent a binary number equal to i

- Output d is 1 if any input is 1, otherwise, d is 0




22

Read-Only Memories

- A **read-only memory (ROM)** stores an array of binary data, which can be read out whenever desired, but cannot be changed under normal operating conditions
 - An output pattern stored in the ROM is called a **word**
 - An input combination serves as an **address** which can select one of the words stored in the ROM

Block diagram



Truth table for ROM


| A | B | C | F ₀ | F ₁ | F ₂ | F ₃ |
|---|---|---|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 |

typical data stored in a ROM (here, 2^3 words of 4 bits each)

23

Read-Only Memories

- A ROM which has n input lines and m output lines contains an array of 2^n words, and each word is m bits long
 - The input lines serve as an address to select one of the 2^n words
 - A $(2^n \times m)$ ROM can realize m functions of n variables



| n input variables | m output variables |
|-------------------|--------------------|
| 00...00 | 100...110 |
| 00...01 | 010...111 |
| 00...10 | 101...101 |
| 00...11 | 110...010 |
| : | : |
| 11...00 | 001...011 |
| 11...01 | 110...110 |
| 11...10 | 011...000 |
| 11...11 | 111...101 |


typical data array stored in ROM (here, 2^n words of m bits each)

24

Read-Only Memories

Basic Structure

- A ROM consists of a **decoder** and a **memory array**




25

Read-Only Memories

Basic Structure

Example

- The contents of a ROM are usually specified by a truth table




26

Read-Only Memories

Basic Structure

- Multiple-output combinational circuits can be realized using ROMs
- Example

| Input WXYZ | Hex Digit | ASCII Code for Hex Digit |
|------------|-----------|--|
| | | A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ |
| 0000 | 0 | 0 1 1 0 0 0 0 |
| 0001 | 1 | 0 1 1 0 0 0 1 |
| 0010 | 2 | 0 1 1 0 0 1 0 |
| 0011 | 3 | 0 1 1 0 0 1 1 |
| 0100 | 4 | 0 1 1 0 1 0 0 |
| 0101 | 5 | 0 1 1 0 1 0 1 |
| 0110 | 6 | 0 1 1 0 1 1 0 |
| 0111 | 7 | 0 1 1 0 1 1 1 |
| 1000 | 8 | 0 1 1 1 0 0 0 |
| 1001 | 9 | 0 1 1 1 0 0 1 |
| 1010 | A | 1 0 0 0 0 0 1 |
| 1011 | B | 1 0 0 0 0 1 0 |
| 1100 | C | 1 0 0 0 0 1 1 |
| 1101 | D | 1 0 0 0 1 0 0 |
| 1110 | E | 1 0 0 0 1 0 1 |
| 1111 | F | 1 0 0 0 1 1 0 |



27

Read-Only Memories

- Common types of ROMs

Mask-programmable ROMs

- At the time of manufacturing, data array is permanently stored in a mask-programmable ROM

Programmable ROMs (PROMs)

- Can be programmed once

Electrically erasable programmable ROM (EEPROMs); flash memories

- Can be erased and reprogrammed a limited number of times


Programmable Logic Devices

- A **programmable logic device (PLD)** is a general name for a digital IC capable of being programmed to provide a variety of different logic functions
 - For a digital system designed using a PLD, changes in the design can easily be made by changing the programming of the PLD without changing the wiring
 - Common types of PLD
 - Programmable logic arrays (PLAs)
 - Programmable array logic (PAL)
 - A special case of PLAs

29

Programmable Logic Devices Programmable Logic Arrays

- A **programmable logic array (PLA)** performs the same basic function as a ROM
 - A PLA with n inputs and m outputs can realize m functions of n variables
 - A PLA implements an SOP expression, while a ROM implements a truth table
 - The decoder of a ROM is replaced with an **AND array** realizing selected product terms of the input variables; the **OR array** ORs together the product terms




30


Programmable Logic Devices

Programmable Logic Arrays

Example



| PLA table | Product Term | Inputs A B C | Outputs F ₀ F ₁ F ₂ F ₃ |
|-----------|--------------|-----------------|--|
| | A'B' | 0 0 - | 1 0 1 0 |
| | AC' | 1 - 0 | 1 1 0 0 |
| | B | - 1 - | 0 1 0 1 |
| | BC' | - 1 0 | 0 0 1 0 |
| | AC | 1 - 1 | 0 0 0 1 |



31

Programmable Logic Devices


Programmable Logic Arrays

Example (Eq. 7-23b)

$$\begin{aligned} f_1 &= a'b'd + abd + ab'c' + b'c \\ f_2 &= c + a'b'd \\ f_3 &= bc + ab'c' + abd \end{aligned}$$

PLA table

| | a | b | c | d | f ₁ | f ₂ | f ₃ |
|-------|---|---|---|---|----------------|----------------|----------------|
| a'b'd | 0 | 1 | - | 1 | 1 | 0 | |
| abd | 1 | 1 | - | 1 | 0 | 1 | |
| ab'c' | 1 | 0 | 0 | - | 1 | 0 | 1 |
| b'c | - | 0 | 1 | - | 1 | 0 | 0 |
| c | - | - | 1 | - | 0 | 1 | 0 |
| bc | - | 1 | 1 | - | 0 | 0 | 1 |



32

Programmable Logic Devices

Programmable Logic Arrays

❑ A PLA table for a PLA differs from a truth table for a ROM

- In a truth table, exactly one row will be selected by each combination of input values
- In a PLA table, zero, one, or more rows may be selected by each combination of input values (since each row represents a general product term)
 - ❑ To determine the value of f_i for a given input combination, the values in the selected rows must be ORed together

❑ Common types of PLAs

- Mask-programmable PLAs
- Field-programmable PLAs (FPLAs)


33

Programmable Logic Devices


Programmable Array Logic

❑ The **programmable array logic (PAL)** is a special case of PLA in which the AND array is programmable and the **OR array is fixed**

- PAL is less expensive and easier to program



PAL device




Standard PAL representation

34

Programmable Logic Devices

Programmable Array Logic

Example




35

Programmable Logic Devices

Programmable Array Logic

Notation



36

Programmable Logic Devices

Programmable Array Logic


Example

□ PAL implementation of full adder

| X | Y | C _{in} | Sum | C _{out} |
|---|---|-----------------|-----|------------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$\text{Sum} = X'Y'C_{\text{in}} + X'Y'C_{\text{in}}' + XY'C_{\text{in}}' + XYC_{\text{in}}$$

$$C_{\text{out}} = XC_{\text{in}} + YC_{\text{in}} + XY$$



37

Programmable Logic Devices

Programmable Array Logic

- Unlike PLA, the AND terms cannot be shared among two or more OR gates
 - Each function to be realized can be simplified by itself without regard to common terms

- For a given type of PAL, the number of AND terms that feed each output OR gate is fixed and limited
 - Need to choose a PAL with an appropriate number of OR-gate inputs

38

Other Programmable Logic Devices

- Complex programmable logic devices (CPLDs)
 - §9.7 (skipped)
- Field programmable gate arrays (FPGAs)
 - §9.8 (skipped)


39

Function Generators

- Implementation of a 4-input Lookup Table (LUT)

| a b c d | F |
|---------|----------|
| 0 0 0 0 | x_0 |
| 0 0 0 1 | x_1 |
| ⋮ | ⋮ |
| 1 1 1 1 | x_{15} |


$x_i \in \{0,1\}$



40

Function Generators

- Another implementation of a Lookup Table (LUT)



41

Decomposition of Switching Functions

- To implement a Boolean function with more than 4 inputs using 4-variable function generators, it has to be decomposed into subfunctions, each with ≤ 4 inputs
 - **Shannon's expansion theorem** provides a decomposition method

42

Decomposition of Switching Functions

Shannon's Expansion Theorem

□ Shannon's expansion theorem

- By expanding a function $f(a,b,c,d)$ about variable a , the following equality holds:

$$f(a,b,c,d) = a' \cdot f(0,b,c,d) + a \cdot f(1,b,c,d) = a'f_0 + af_1$$

Example

$$\begin{aligned} f(a,b,c,d) &= c'd' + a'b'c + bcd + ac' \\ &= a'(c'd' + b'c + bcd) + a(c'd' + bcd + c') \\ &= a'(\underbrace{c'd' + b'c + cd}_{f_0}) + a(\underbrace{c' + bd}_{f_1}) \end{aligned}$$



fewer inputs

43

Decomposition of Switching Functions

Shannon's Expansion Theorem

□ Shannon's expansion using K-map



$$\left\{ \begin{array}{l} a=0, f_0 = c'd' + b'c + cd \\ a=1, f_1 = c' + bd \end{array} \right.$$

44

Decomposition of Switching Functions

Shannon's Expansion Theorem

□ Shannon's expansion theorem

- By expanding a function $f(a,b,c,d)$ about variable a , the following equality holds:

$$\begin{aligned} f(x_1, \dots, x_{i-1}, x_i, x_{i+1}, \dots, x_n) \\ = x_i' \cdot f(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + x_i \cdot f(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n) \\ = x_i' \cdot f_0 + x_i \cdot f_1 \end{aligned}$$

↑ ↑
fewer inputs

45


Decomposition of Switching Functions

Multiplexers and Shannon Expansion

- ### □ Any 5-variable function can be realized using two 4-variable function generators and a 2-to-1 MUX

- Apply Shannon's expansion once:

$$f(a,b,c,d,e) = a' \cdot f(0, b, c, d, e) + a \cdot f(1, b, c, d, e) = a' f_0 + a f_1$$



46

Decomposition of Switching Functions Multiplexers and Shannon Expansion

- Any 6-variable function can be realized using four 4-variable function generators and three 2-to-1 MUXes


- Apply Shannon's expansion twice:

$$G(a,b,c,d,e,f) = a \cdot G(0,b,c,d,e,f) + a \cdot G(1,b,c,d,e,f) = a'G_0 + aG_1$$

$$G_0 = b \cdot G(0,0,c,d,e,f) + b \cdot G(0,1,c,d,e,f) = b'G_{00} + bG_{01}$$

$$G_1 = b \cdot G(1,0,c,d,e,f) + b \cdot G(1,1,c,d,e,f) = b'G_{10} + bG_{11}$$

$$G(a,b,c,d,e,f) = a'b'G_{00} + a'bG_{01} + ab'G_{10} + abG_{11}$$



47

Decomposition of Switching Functions Multiplexers and Shannon Expansion

Exercises

- Realize $F = A'B' + AC$ using a 4-to-1 MUX
- Realize $F = A'B'C' + B'CD + A'BC + BCD' + AC'D'$ using an 8-to-1 MUX
- Realize $F = A'B'C' + B'CD + A'BC + BCD' + AC'D'$ using a 4-to-1 MUX and 2-input function generators

48