
Switching Circuits & Logic Design

Jie-Hong Roland Jiang 江介宏

Department of Electrical Engineering National Taiwan University

Fall 2013

§11 Latches and Flip-Flops



http://www3.niaid.nih.gov/topics/Malaria/lifecycle.htm

Outline

Introduction
Set-reset latch
Gated D latch
Edge-triggered D flip-flop
S-R flip-flop
J-K flip-flop
T flip-flop
Flip-flops with additional inputs
Summary

Introduction

Combinational circuits


- Output is a *function* depending on the present input, but not past inputs
 - Given an arbitrary input, a combinational circuit produces only one possible output (after certain delay)
- Not necessarily acyclic (without feedback)

Sequential circuits


- Output is a *function* depending on the past sequence of inputs
- Must be cyclic (with feedback)
 - **Synchronous** sequential circuits
 - With synchronization signals (clocked)
 - Asynchronous sequential circuits
 - Without synchronization signals (clockless)

Introduction

Combinational circuits (without memory)



Sequential circuits (with memory)



Introduction

To construct a system (e.g., circuit, neural network, etc.) that "remembers" something about the past history of the inputs

- Need feedback!
 - Closed loops formed in a circuit connection


Introduction Memory devices

Memory devices


Latches and flip-flops can assume one of two stable output states, and have one or more inputs that can cause the output state to change

Latch

- Have no clock input
- □Flip-flip
 - Change output state in response to a clock input, but not a data input




Set-Reset Latch




Set-Reset Latch

Cross-coupled form



Reset Set

S-R latch symbol




Q directly above S (different from the cross-coupled form)


Set-Reset Latch


Improper S-R latch operation
 When S = R = 1, the circuit is unstable


Disallow S = R = 1 for S-R latch



Set-Reset Latch









ε: two NOR-gate delay

The duration of the S (or R) input pulse must normally be no less than ϵ in order for a change in the state of Q to occur




Set-Reset Latch Application




Set-Reset Latch Alternative Implementation


□ S-R latch

S-R latch using NAND gates





Inputs S and R are active low




Edge-Triggered D Flip-Flop


Unlike D latch, D flip-flip output changes only in response to the clock, not to a change in D

rising (or positive) edge triggered (0-to-1 transition on clock)


falling (or negative) edge triggered (1-to-0 transition on clock)



Rising-edge trigger




 $\begin{array}{c|cccc}
D & Q & Q^+ \\
\hline
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 1 \\
1 & 1 & 1
\end{array}$ Truth table



Edge-Triggered D Flip-Flop Implementation


D flip-flop

 (rising-edge trigger)
 Composed of two gated D latches





If L_1 starts following D before L_2 takes on P, the FF will not function properly



Edge-Triggered D Flip-Flop Setup Time and Hold Time

Propagation delay: t_p


The time between the active edge of the clock and the resulting change in the output


Setup time: t_{su}

The amount of time D must be stable before the active edge

Hold time: t_h

The amount of time D must hold the same value after the active edge






S-R Flip-Flop

Similar to S-R latch but with clock input

- Same truth table and characteristic equation
- Interpretation of Q⁺ is different
 - Latch: Q⁺ is the value of Q after the propagation delay through the latch
 - \blacksquare FF: Q⁺ is the value that Q assumes after the active clock edge

S-R flip-flop



Operation summary:


S=R=0	no state change
S=1,R=0	set Q to 1 (after active Ck edge)
S=0,R=1 S=R=1	reset Q to 0 (after active Ck edge) not allowed

Q changes at clock edges


S-R Flip-Flop Implementation

S-R flip-flop (master-slave flip-flop)

- Composed of two S-R latches
- Only allow the S and R inputs to change while CLK is high



Time analysis




Rising-edge-triggered FF: Inputs can change while CLK is low

Master-slave FF: Incorrect if inputs change while CLK is low

23

J-K Flip-Flop



T Flip-Flop


Q'

Ck

FF


Т

T flip-flop



 $T = 0 \implies Q^+ = Q$ $T = 1 \implies Q^+ = Q'$

 $Q^+ = T'Q + TQ' = T \oplus Q$




T Flip-Flop Implementation

Conversion of J-K to T

Connect J and K inputs of a J-K FF together


 $\blacksquare Q^+ = JQ' + K'Q \Longrightarrow$ $Q^+ = TQ' + T'Q$



Conversion of D to T


Let D = Q⊕T $\blacksquare Q^+ = D \Longrightarrow$

 $Q^+ = Q \oplus T$



Flip-Flops with Additional Inputs Asynchronous Clear and Preset

Flip-flops often have additional inputs to set the flip-flops to an initial state independent of the clock




- CIrN and PreN are **asynchronous** clear and preset inputs (they override the Ck and D inputs)
- CIrN and PreN are active low signals
- When ClrN=PreN=1, the FF is in normal operation
- O should not be applied to CIrN and PreN simultaneously


27




Timing diagram for D flip-flop with asynchronous clear and preset




Flip-Flops with Additional Inputs Clock Enable




Implementation 1: gating the clock





- Loss of synchronization when
- 1) clock arrive at some FFs at different times
- 2) En changes at the wrong time

Implementation 2: no clock gating



 $Q^+ = D = Q \cdot (CE)' + D_{in} \cdot (CE)$

No synchronization problem

29

Summary

- □ Latch (w/o clock input) vs. flip-flop (w/ clock input)
- Propagation delay, setup time, hold time
- Present (current) state, next state
- Characteristic (next-state) equations
 - Q⁺ = S+R'Q (SR=0)

$$Q^+ = GD + G'Q$$

- Q⁺ = D
- $\square Q^+ = D \cdot CE + Q \cdot CE'$
- $Q^+ = JQ' + K'Q$
- $Q^+ = T \oplus Q = TQ' + T'Q$
- (S-R latch or flip-flop) (gated D latch) (D flip-flop)
- (D-CE flip-flop)
- (J-K flip-flop)
- (T flip-flop)

- Restrictions
 - For S-R latch/flip-flop, S and R can not be 1 simultaneously
 - For master-slave S-R flip-flop, S and R should not change during the half clock cycle preceding the active edge
 - Setup and hold time constraints