Design of a RISC Processor Compatible with ARM Instructions

Ahmet Gürhanlı Advisor: 陳中平 教授 Lab: BL405

OUTLINE

- Motivation
- Development of the chip
- Architecture
- Synthesis & Optimization
- Place & Route
- Simulation Results
- Conclusion


MOTIVATION

- ARM processors are frequently used in application specific integrated circuits (ASICs).
- Major applications: Telecommunication Data communication Portable Computing Automotive Information Systems Imaging


DEVELOPMENT OF THE CHIP

- Research on ARM processors
- Coding the architecture (Verilog)
- Synthesis with scan chain (Synopsys DC)
- Test pattern generation (Tetramax)
- Place & Route (Astro)
- Post layout verification (Verilog)
- DRC & LVS verification (Calibre)

ARCHITECTURE



IO Signals



INSTRUCTION SET

Instruction Set is consisted of 34 instructions which can be divided into 12 groups:

- 1. Data processing
- 2. PSR (Program Status Register) transfer
- **3**. Multiply
- 4. Single data swap
- 5. Single data transfer
- 6. Undefined Instruction
- 7. Block data transfer
- 8. Branch
- 9. Coprocessor data transfer
- 10. Coprocessor data operation
- 11. Coprocessor register transfer
- 12. Software interrupt

Conditional Execution


31	28 27	0
con	nd	

Condition Code	Mnemonic Extension	Interpretation	Needed flag state for execution	
0000	EQ	Equal / equals zero	Z set	
0001	NE	Not equal	Zclear	
0010	CS/HS	Carry set / unsigned higher or same	C set	
0011	CC/LO	Carry clear / unsigned lower	C clear	
0100	00 MI Minus / negativ		N set	
0101	PL Plus / positive		N clear	
0110	VS	Overflow	V set	
0111	VC	No overflow	V clear	
1000	HI	Unsigned higher	C set and Z clear	
1001	LS	Unsigned lower or same	C clear or Z set	
1010	GE	Signed greater than or equal N equal		
1011	LT	Signed less than N is not early a straight of the second s		
1100	GT	Signed greater than Z clear and I		
1101	LE	Signed less than or equal Z set or N isn't		
1110	AL	Always	Any	
1111	NV	Never	None	

Components of the Processor

- Read registers
- Write register
- Address register
- Incrementer
- Register bank
- Multiplier
- Shifter
- ALU
- Controller


Read Registers



С

Instru

Register Bank






R6

R7

Multiplier




Carry In	Multiplier	Shift	ALU	Carry Out
0	0	LSL(2N)	A+0	0
0	1	LSL(2N)	A+B	0
0	2	LSL(2N+1)	A-B	1
0	3	LSL(2N)	A-B	1
1	0	LSL(2N)	A+B	0
1	1	LSL(2N+1)	A+B	0
1	2	LSL(2N)	A-B	1
1	3	LSL(2N)	A+0	1


Multip

Latch_a_bus


Shifter



ALU




Architecture of the ALU




Controller


- Instruction decoding
- FSM
- Interrupt handler
- Pipeline Registers


FSM - Data Processing






FSM – Single Load






FSM – Multiple Transfer




Coprocessor Register Transfer








Interrupt Handler




SYNTHESIS











ALU before being modified




ALU after being modified



PLACE & ROUTE

- DRC has 0 error count.
- LVS check has passed.
- Post layout simulation has no timing violations.


Layout with Bonding Diagram




SIMULATION RESULTS

- Load Instruction
- Multiply Instruction


Load – Instruction decoding




Load – Cycle 1




Load – Cycle 2




Load – Cycle 3




Multiply – Decoding, Multiplier, Multiplicand




Multiply – Multiplicand is shifted left in each cycle according to Booth's algorithm




Multiply – Multiplier is shifted right 2 bits in each cycle



Multiply – The instruction completes when the shifted multiplier becomes zero



Multiply – The result is on ALU bus



CONCLUSION

(Max frequency before optimizations: 70Mhz)

Specifications				
Maximum operating frequency	90 MHz			
Test frequency	10 MHz			
Power supply voltage	1.8V			
Power	30.9 mW			
Gate count	286547			
Area	7.97			
Instruction count	34			
Datapath width	32 bits			

THANK YOU