



Nanosheet Extensions and Beyond

Chien-Te Tu¹, Yi-Chun Liu¹, Yu-Rui Chen¹,
Bo-Wei Huang¹, Chun-Yi Cheng¹, and C. W. Liu^{1,2,*}

¹Graduate Institute of Electronics Engineering
and ²Graduate School of Advanced Technology,
National Taiwan University, Taipei, Taiwan.

*Email: cliu@ntu.edu.tw


<http://nanosioe.ee.ntu.edu.tw>

<https://wa-people.com/post.aspx?seq=4623>

Outline

- **Introduction**
- **Extensions**
 - **High Mobility Channels**
 - **Highly Stacked Channels**
 - **High- κ Gate Dielectric**
 - **Ultrathin Body**
- **Beyond**
 - **TreeFET**
 - **CFET**

V_{DD} Scaling Trend vs Technology Node



Ref:

10 nm: IRDS 2017 EDITION MORE MOORE

7 nm:

[1] IRDS 2018 UPDATE MORE MOORE
[2] Hung-Li Chiang et al., Design Technology Co-Optimization for Cold CMOS Benefits in Advanced Technologies, 2021 IEDM


[3] J. Chang et al., ISSCC, 2017(TSMC)

5 nm:

[1] IRDS 2021 UPDATE MORE MOORE
[2] J. Chang et al., ISSCC, 2020(TSMC)

- iMOS
- TFET
- NCFET

NMOS Benchmark



- Negative V_t and large V_{OV} are not acceptable for IC design.


Device roadmap



- FinFETs has been adopted for 6/7 generation from 16/22 node
- Nanosheet extensions are desired to extend its lifetime.
- Atomic channel can be 2D or ultrathin body (<3 nm).

The first adoption of HMC in 5 nm node

2007 APL




13 years



(2007-2020)

2021 TSMC ISSCC




C.-Y. Peng, F. Yuan, C.-Y. Yu, P.-S. Kuo, M. H. Lee, S. Maikap, C.-H. Hsu, and C. W. Liu, *Appl. Phys. Lett.* 90, 012114 (2007). (Cited No./Self Cited No.= 30/ 7)

Mark Liu, Plenary Session 1.1, ISSCC 2021.


- Si_{0.2}Ge_{0.8} channel with 1nm Si cap, having higher mobility (3X) than Si.
- It takes 13 years to commercialize HMC.

HMC and Stacked GAAFETs

(TSMC) (TSMC)



Geoffrey Yeap *et al.*, *IEDM*, 2019, 36.7.



Mark Liu, *ISSCC*, 2021, Plenary Session 1.1.

Yuh-Jier Mii, *VLSI*, 2022, Plenary Session 2-2.


- High mobility SiGe channel (HMC) is used in the 5nm node.
- Stacked GAAFET as replacement of FinFETs.

Outline


- Introduction
- **Extensions**
 - **High Mobility Channels**
 - **Highly Stacked Channels**
 - **High- κ Gate Dielectric**
 - **Ultrathin Body**
- Beyond
 - TreeFET
 - CFET

High Mobility Channel

Ge electron mobility




GeSn hole mobility



- Ge has higher electron mobility than Si.
- GeSn/Ge has higher hole mobility than Si.


Record High 2DEG Mobility ($2.4 \text{ M cm}^2/\text{V s}$)




*M. Yu. Melnikov et al., APL, 106, 092102 (2015).
Collaborate with Prof. S. V. Kravchenko, Northeastern Univ.*

- $2.4 \times 10^6 \text{ cm}^2/\text{V s}$ by the reduction of background charges from $2.3 \times 10^{14} \text{ cm}^{-3}$ to $1.2 \times 10^{14} \text{ cm}^{-3}$.

Something About Group IV



C.W. Liu *et al.*, MRS Bulletin, 2014




Lan *et al.*, PRB 95, 201201(R), 2017

- $[\text{Sn}] > 0.41 \rightarrow \text{Ge}_{1-y}\text{Sn}_y$ becomes topological semimetal/ zero bandgap semiconductor ($E_g=0$)
- $[\text{Sn}] = 0.1 \rightarrow E_g = 0.54\text{eV} \rightarrow \text{Large } I_{\text{OFF}}$


Highly Stacked GAAFETs

8 $\text{Ge}_{0.75}\text{Si}_{0.25}$ Nanosheets (NTU)




Yi-Chun Liu *et al.*, *VLSI*, 2021, T15-2.

8 $\text{Ge}_{0.95}\text{Si}_{0.05}$ Nanowires (NTU)



Yi-Chun Liu *et al.*, *VLSI*, 2021, T15-2.


10 $\text{Ge}_{0.95}\text{Si}_{0.05}$ Nanowires (NTU)



Yi-Chun Liu *et al.*, *SISC*, 2022.

- The higher number of stacked channels can further enhance the drive current for a given footprint.




Dielectric Constant of H_xZ_yO MFM/MIM Capacitors



Yu-Rui Chen *et al.*, *EDL*,
vol.43, no. 10, 2022.

- The peak dielectric constant of 47 is achieved at [Zr]=80%.

2 Stacked $\text{Ge}_{0.98}\text{Si}_{0.02}$ NWs with H2Z8 High- κ



Yu-Rui Chen *et al.*, *EDL*, vol.43, no. 10, 2022.

Yu-Rui Chen *et al.*, *VLSI-TSA*, 2023, T3-2.

- High $I_{ON} = 67\mu\text{A}$ per stack and high I_{ON} per footprint = $4800\mu\text{A}/\mu\text{m}$ at $V_{OV} = V_{DS} = 0.5\text{V}$ are achieved.
- High I_{ON} per footprint of $4800\mu\text{A}/\mu\text{m}$ is achieved among Si and Ge/GeSi nFETs with reasonable SS.

8 Stacked $\text{Ge}_{0.95}\text{Si}_{0.05}$ NWs/NSs with H2Z8 High- κ

**Yi-Chun Liu *et al.*,
accepted by *VLSI*, 2023**

- **The extremely high- κ $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ gate stacks are integrated into both the 8 stacked $\text{Ge}_{0.95}\text{Si}_{0.05}$ nanowires and nanosheets.**


8 Stacked $\text{Ge}_{0.95}\text{Si}_{0.05}$ NWs/NSs with H2Z8 High- κ

**Yi-Chun Liu *et al.*,
accepted by *VLSI*, 2023**


- The 8 stacked $\text{Ge}_{0.95}\text{Si}_{0.05}$ nanowires and nanosheets reach the **record I_{ON} per footprint of $9200\mu\text{A}/\mu\text{m}$** and the **record I_{ON} per stack of $360\mu\text{A}$** at $V_{\text{OV}}=V_{\text{DS}}=0.5\text{V}$, respectively, among reported Si/GeSi/Ge 3D nFETs.

Issues: Large I_{OFF} of GeSn Channels

Stacked GeSn nanosheets




Yu-Shiang Huang *et al.*,
VLSI, 2020, TC2.3. (NTU)



Yu-Shiang Huang *et al.*,
IEDM, 2020, pp. 23. (NTU)


GeSn pFinFETs



Dian Lei *et al.*, *VLSI*,
2018, pp. T197. (NUS)

- Large I_{OFF} and small I_{ON}/I_{OFF} ($<1\text{E}5$) due to the small bandgap (0.54eV) of GeSn channels.


Quantum Confinement of Ultrathin Bodies



- Ultrathin bodies can increase the E_g by quantum confinement effect.

Ge_{0.9}Sn_{0.1} Ultrathin Bodies (2021 IEDM)

(Roger A. Haken Best Student Paper Award, the first winner from Taiwan)




C.-E. Tsai *et al.*, IEDM, 2021, pp. 569.

- Low $SS = 73$ mV/dec and high $I_{ON}/I_{OFF} = 1.1 \times 10^7$ at $V_{DS} = -0.05$ V.
- Highly uniform 7 stacked Ge_{0.9}Sn_{0.1} ultrathin bodies with superior vertical uniformity.

Ultrathin Bodies for Low SS


Ideally, channel doping = 0



- $\nabla\phi^2=0$ and boundary condition is V_G .
- No doping $\rightarrow \phi_s = V_G$.
- $SS = 60mV \frac{V_G}{\phi_s}$

In reality, doping exist




$$\nabla\phi^2 = \nabla E = \frac{\rho}{\epsilon}$$



$$\oint \epsilon E dA = Q = A \int N_B dx = AN_B T_{body}$$

- $T_{body} \downarrow \rightarrow E \downarrow \rightarrow V_{OX} \downarrow$
- $SS = 60mV \left(\frac{\phi_s + V_{OX}}{\phi_s} \right)$
- $SS \rightarrow 60mV/decade$


Ge_{0.9}Sn_{0.1} Ultrathin Bodies (2022 VLSI)



C.-E. Tsai et al., VLSI, 2022, pp. 401.

- $T_{\text{body}} \sim 2.4\text{nm}$ with record low $SS = 64\text{mV/dec}$ and high $I_{\text{ON}}/I_{\text{OFF}} = 1.6 \times 10^7$ at $V_{\text{DS}} = -0.05\text{V}$ among GeSn pGAAFETs.
- $I_{\text{ON}} = 170\mu\text{A}/\mu\text{m}$ per footprint normalized by $W_{\text{CH}} = 30\text{nm}$.

SS and I_{ON}/I_{OFF} Benchmark of GeSn pGAAFETs




[1] C.-E. Tsai et al., IEDM, 2021, pp. 569.
 [3] Y.-S. Huang et al., EDL, 39, 9, 2018.
 [5] Y.-S. Huang et al., IEDM, 2020, pp. 23.
 [6] Y.-S. Huang et al., VLSI, 2020, TC2.3.
 [7] Y.-S. Huang et al., IEDM, 2019, pp. 689.
 [8] Y.-S. Huang et al., VLSI, 2019, pp. T180.
 [9] Y.-S. Huang et al., IEDM, 2017, pp. 832.
 [15] Y. Kang et al., Nano Lett., 21, 2021.
 [16] Y. Kang et al., VLSI-TSA, 2019, T8-3.
 [17] D. Lei et al., VLSI, 2018, pp. T197.
 [18] D. Lei et al., VLSI, 2017, pp. T198.
 [19] D. Lei et al., TED, 65, 9, 2018.

- 8 stacked GeSn ultrathin bodies ($T_{body} \sim 2.4nm$) achieve nearly ideal SS of 64mV/dec and record I_{ON}/I_{OFF} of 1.6×10^7 at $V_{DS} = -0.05V$ among GeSn pGAAFETs.


SS Benchmark

UC Berkeley
2D (WSe_2)
SS=60mV/dec




Fang, H. *et al.*, Nano Letters, 2012, 12(7), 3788–3792.

2D (MoS_2)
SS=79mV/dec




Huang, JK., Wan, Y., Shi, J. *et al.*
Nature 605, 262–267 (2022).

TSMC 5nm
nFET SS=68mV/dec
pFET SS=69mV/dec





Geoffrey Yeap *et al.*,
IEDM, 2019, 36.7.

NTU Prof. C. W. Liu
Ultrathin body
pFET SS=64mV/dec



Chung-En Tsai *et al.*,
VLSI, 2022.

Reduction of Total Gate Capacitance (C_{gg})



shared C_{par}
 Floor # = the number of stacked channels


C_{gg} : total gate capacitance
 C_{ox} : oxide capacitance
 C_{par} : parasitic capacitance

$\rightarrow C_{gg} = C_{ox} + C_{par}$

C.-E. Tsai et al., VLSI, 2022, pp. 401.

- Floor # $\uparrow \rightarrow C_{par}$ per floor $\downarrow \rightarrow C_{gg}$ per floor \downarrow
- 3nm ultrathin bodies vs 5nm: Reduced gate height (~10%) \rightarrow Smaller C_{par} and C_{gg} , but similar C_{ox}

Reduction of Intrinsic Gate Delay




- $T_{body} = 3nm$ has **11%** delay reduction of 5nm (8 floors).
- For $T_{body} = 3nm$, 8 floors have **30%** delay reduction of 2 floors.

Outline

- Introduction
- Extensions
 - High Mobility Channels
 - Highly Stacked Channels
 - High- κ Gate Dielectric
 - Ultrathin Body
- **Beyond**
 - **TreeFET**
 - **CFET**


Nanosheet Mobility Mismatch



- μ_e/μ_h : Nanosheet > FinFET
- Nanosheet has more unbalanced electron and hole mobility than FinFET. → potential design challenges of CMOS circuits




J. Cai, VLSI, 2021, SC1-1.

Novel TreeFET Transistor Architecture



- TreeFETs increase W_{eff} per footprint for high-performance devices beyond FinFET and nanosheets.
- TreeFET with {100} top/bottom surfaces favor the electron mobility of Si, while {110} interbridges favor the hole mobility.




TreeFET with {110} Straight Interbridges



Chien-Te Tu *et al.*, *EDL*, 43.5, 2022.

- Low SS=80mV/dec at $V_{DS} = 0.05\text{V}$.
- $I_{ON} = 48\mu\text{A}$ per stack ($870\mu\text{A}/\mu\text{m}$ per footprint) at $V_{OV} = V_{DS} = 0.5\text{V}$.
- The channel cross section with $W_{NS} = 45\text{nm}/52\text{nm}/55\text{nm}$ and $W_{IB} = 4\text{nm}/9\text{nm}$ are confirmed by the TEM.

3 Stacked $\text{Ge}_{0.85}\text{Si}_{0.15}$ Nanosheets






Chien-Te Tu *et al.*, *EDL*, 43.5, 2022.

- $SS = 78\text{mV/dec}$ at $V_{DS} = 0.05\text{V}$.
- The 2.1X I_{ON} per footprint improvement of the TreeFET is attributed to additional IB conduction.



CFET Scaling Benefit

Inverter



Nanosheet

Density scaling
 $\sim 1.5-2.0x$



CFET



Source: Yuh-Jier Mii, VLSI, 2022, Plenary Session 2-2.

- **Folding a nFET on top of a pFET in CFET structure enables aggressive cell height scaling.**

Monolithic 3D Self-aligned GeSi CFET


Transistor stacking

Inverter



pFET


nFET



C.-T. Tu *et al.*, IEDM, 2022, pp. 479.

- Monolithic 3D self-aligned $\text{Ge}_{0.75}\text{Si}_{0.25}$ nanosheet CFETs with multiple **P/N junction isolation** to suppress the leakage current **without extra dielectric layers** are demonstrated.


TEM and EDS Mapping of the GeSi CFET



C.-T. Tu et al., IEDM, 2022, pp. 479.

- High inter-channel uniformity of the $\text{Ge}_{0.75}\text{Si}_{0.25}$ nanosheets
- Nanosheets are surrounded by gate dielectrics and *in-situ* TiN.

Voltage Transfer Characteristics of GeSi CFET



C.-T. Tu *et al.*, *IEDM*, 2022, pp. 479.


- **Common gate CFET structure is fabricated for a CMOS inverter with good voltage transfer characteristics after post-metallization annealing (PMA).**

Summary

Si nanosheet


Extensions

Beyond




- Highly Stacked

⋮



- High-κ Dielectric




- High Mobility (GeSi, GeSn)




- Ultrathin Body ($T_{\text{body}} < 5\text{nm}$)

T_{body}

TreeFET



CFET



pFET

nFET

Acknowledgments

- NSTC (111-2218-E-002-040-MBK and 111-2622-8-002-001-), MOST (110-2218-E-002-030-), and MOE (NTU-CC-112L890901), Taiwan.
- The support by Taiwan Semiconductor Research Institute (TSRI), Taiwan, is also highly appreciated.

Thank you for your attention.

Email: cliu@ntu.edu.tw